Field modifiable architecture with FPGAs and its design/verification/debugging methodologies

Fujita, Masahiro; Komatsu, Setsuko; Saito, Shotaro; Seto, Kazuto; Sakunkonchak, Thanyapat; Kojima, Yoshiyuki

doi:10.1109/hicss.2003.1174810

Cited by 1 publication

(2 citation statements)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In their papers [16], [9], [8], [14], they have shown various parallel and pipeline task scheduling and mapping methodologies for block cipher algorithms. The proposed parallel and pipeline NoC implementation for block ciphers have been developed on their platforms.…”

Section: Related Workmentioning

confidence: 99%

See 1 more Smart Citation

Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip

Yang

Bahn

Lee

et al. 2009

2009 Sixth International Conference on Information Technology: New Generations

View full text Add to dashboard Cite

The computational performance of Network-on-Chip (NoC) and Multi-Processor System-on-Chip (MPSoC) for implementing cryptographic block ciphers can be improved by exploiting parallel and pipeline execution. In this paper, we present a parallel and pipeline processing method for block cipher algorithms: Data Encryption Standard (DES), Triple-DES Algorithm (TDEA), and Advanced Encryption Standard (AES) based on pure software implementation on an NoC. The algorithms are decomposed into task loops, functions, and data flow for parallel and pipeline execution. The tasks are allocated by the proposed mapping strategy to each Processing Element (PE) which consists of a 32-bit Reduced Instruction Set Computer (RISC) core, internal memory, router, and Network Interface (NI) to communicate between PEs.The proposed approach is simulated by using Networked Processor Array (NePA), the cycle-accurate SystemC and Hardware Description Language (HDL) model platform. We show that our method has the advantage of flexibility as compared to previous implementations of cryptographic algorithms based on hardware and software co-design or traditional hardwired ASIC design. In addition, the simulation result presents that the parallel and pipeline processing approach for software block ciphers can be implemented on various NoC platforms which have different complexities and constraints.

show abstract

Section: Related Workmentioning

confidence: 99%

“…For the improvement of overall performance, dedicated and specialized cryptographic hardware modules are used with DSP or RISC processors [11], [15]. Other researchers have proposed specialized instruction set architectures to accelerate cipher algorithms on hardware and software co-design platforms [9], [7], [13].…”

Section: Related Workmentioning

confidence: 99%