2019
DOI: 10.1049/joe.2018.9099
|View full text |Cite
|
Sign up to set email alerts
|

Fault‐tolerant method for anti‐SEU of embedded system based on dual‐core processor

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
1
0
1

Year Published

2021
2021
2024
2024

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 13 publications
0
1
0
1
Order By: Relevance
“…Du等人 [108] 提出通道冗余加固方法增强SoC系统中 DMA的抗软错误能力; 基于双核处理器, 文献 [109]提 出了嵌入式系统抗单粒子翻转的故障容错方法; 基于 FPGA的容错技术, Wu等人 [110] 给出了减少软错误的控 制器.…”
Section: Soc辐射效应加固方面 Liu等人unclassified
“…Du等人 [108] 提出通道冗余加固方法增强SoC系统中 DMA的抗软错误能力; 基于双核处理器, 文献 [109]提 出了嵌入式系统抗单粒子翻转的故障容错方法; 基于 FPGA的容错技术, Wu等人 [110] 给出了减少软错误的控 制器.…”
Section: Soc辐射效应加固方面 Liu等人unclassified
“…In urban engineering construction, the existence of special geological environments, such as active fault zones and fault slippage, has caused serious damage and threats to engineering [1][2][3][4]. The existence of fault slippage not only causes damage to engineering structures such as cross-fault buildings and underground engineering structures, but also poses a serious threat to the structural engineering in its affected area [5][6][7][8][9]. Excavation engineering located in the influence zone of a fault zone is easily affected by fault activity, leading to a series of adverse consequences such as displacement of the excavation support structure, uplift and cracking of the bottom plate, and damage to anti-seepage structural facilities.…”
Section: Introductionmentioning
confidence: 99%