Fast Prototyping of POSIX Based Applications on a Multiprocessor SoC Architecture: "Hardware-Dependent Software Oriented Approach"

Senouci, B.; Bouchhima, A.; Rousseau, F.; Pétrot, Frédéric; Jerraya, Ahmed

doi:10.1109/rsp.2006.17

Cited by 6 publications

(4 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Nojiri et al [2009] presented a hardware module which permits segregation between critical and noncritical services to make application safer. Senouci et al [2006] addressed the same issue and proposed a POSIX API running on top of the Mutek operating system. This layer called Hardware-dependent Software offers a homogeneous API for all the processing elements in the platform.…”

Section: Related Workmentioning

confidence: 99%

Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications

Gantel

Khiar

Miramond

et al. 2012

ACM Trans. Reconfigurable Technol. Syst.

View full text Add to dashboard Cite

Recent FPGAs allow the design of efficient and complex Heterogeneous Systems-on-Chip (HSoC). Namely, these systems are composed of several processors, hardware accelerators as well as communication media between all these components. Performances provided by HSoCs make them really interesting for data-flow applications, especially image processing applications. The use of this kind of architecture provides good performances but the drawback is an increase of the programming complexity.This complexity is due to the heterogeneous deployment of the application on the platform. Some functions are implemented in software to run on a processor, whereas other functions are implemented in hardware to run in a reconfigurable partition of the FPGA. This article aims to define a programming model based on the Synchronous Data-Flow model, in order to abstract the heterogeneity of the implementation and to leverage the communication issue between software and hardware actors.

show abstract

Section: Related Workmentioning

confidence: 99%

Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications

Gantel

Khiar

Miramond

et al. 2012

ACM Trans. Reconfigurable Technol. Syst.

View full text Add to dashboard Cite

show abstract

“…Petrot et. al [13] addressed the same issue and proposed a POSIX API running on top of the Mutek operating system. This layer called Hardware dependent Software offers a homogeneous API for all the processing elements in the platform.…”

Section: Related Workmentioning

confidence: 99%

Dataflow programming model for reconfigurable computing

Gantel¹,

Khiar²,

Miramond³

et al. 2011

6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)

View full text Add to dashboard Cite

This paper addresses the problem of image processing algorithms implementation onto dynamically and reconfigurable architectures. Today, these Systems-on-Chip (SoC), offer the possibility to implement several heterogeneous processing elements in a single chip. It means several processors, few hardware accelerators as well as communication mediums between all these components. Applications for this kind of platform are described with software threads, running on processors, and specific hardware accelerators, running on hardware partitions. This paper focuses on the complex problem of communication management between software and hardware actors for dataflow oriented processing, and proposes solutions to leverage this issue.

show abstract

“…It contains CASS modules that are cycle true behavioural models of the embedded hardware. The MUTEK microkernel (basic operating system) to run on the processors of the embedded hardware, and tools to generate the embedded software being composed of the embedded MUTEK micro-kernel plus the software dedicated to the embedded system [13] • User-guided high-level synthesis (UGH) is a synthesis tool [14]. Its inputs are a C or VHDL program and the clock frequency.…”

Section: A Disydent Componentsmentioning

confidence: 99%

“…The Asymmetric centralized Scheduler (NON_SMP_Centralized) is only one scheduler affecting statically processes to processors. The Asymmetric distributed scheduler (NON_SMP_Distributed) instantiates one scheduler to every processor and the processes are statically affected to processors [13].…”

Section: B Disydent Design Flowmentioning

confidence: 99%

Platform based design for a multimedia Motion JPEG decoder case study

Ammari

Harbegue

Jemai³

et al. 2008

2008 3rd International Conference on Design and Technology of Integrated Systems in Nanoscale Era

View full text Add to dashboard Cite

In recent years, computational requirements for embedded applications are increasing exponentially. This complexity, coupled with constantly evolving specifications, has forced designers to consider intrinsically flexible implementations. For this reason, heterogeneous multiprocessor architectural platforms are gaining prevalence for embedded systems. Deploying applications typical of multimedia domains is difficult, not only due to the heterogeneous parallelism in the platforms, but also due to the performance constraints that typify these systems. In this paradigm, the digital system-on-a-chip (SoC) platform-based design environment for shared memory multiple instructions multiple data (MIMD) architectures (Disydent) is used. The applicability of the Disydent design flow to systems in the multimedia domain is illustrated. The case studied consists in deploying a Motion JPEG decoder application onto a configurable prototype of a multiprocessor MIPS platform architecture.

show abstract

Fast Prototyping of POSIX Based Applications on a Multiprocessor SoC Architecture: "Hardware-Dependent Software Oriented Approach"

Cited by 6 publications

References 8 publications

Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications

Enhancing Reconfigurable Platforms Programmability for Synchronous Data-Flow Applications

Dataflow programming model for reconfigurable computing

Platform based design for a multimedia Motion JPEG decoder case study

Contact Info

Product

Resources

About