Design, Automation &Amp; Test in Europe Conference &Amp; Exhibition (DATE), 2015 2015
DOI: 10.7873/date.2015.0463
|View full text |Cite
|
Sign up to set email alerts
|

Fast Eye Diagram Analysis for High-Speed CMOS Circuits

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2021
2021

Publication Types

Select...
3
2
1

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(1 citation statement)
references
References 0 publications
0
1
0
Order By: Relevance
“…This involves the simulation of a large number of transmitted data bits and the evaluation of their electrical characteristics at each sampling point in the time domain. The segmented and overlapped representation of this time domain data is known as eye diagram (Gao et al, 2010;Ahmadyan et al, 2015).…”
Section: Applicationmentioning
confidence: 99%
“…This involves the simulation of a large number of transmitted data bits and the evaluation of their electrical characteristics at each sampling point in the time domain. The segmented and overlapped representation of this time domain data is known as eye diagram (Gao et al, 2010;Ahmadyan et al, 2015).…”
Section: Applicationmentioning
confidence: 99%