2003
DOI: 10.1117/12.485478
|View full text |Cite
|
Sign up to set email alerts
|

Failure prediction across process window for robust OPC

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
6
0

Year Published

2003
2003
2023
2023

Publication Types

Select...
5
4

Relationship

0
9

Authors

Journals

citations
Cited by 13 publications
(6 citation statements)
references
References 0 publications
0
6
0
Order By: Relevance
“…[4][5][6] Resist collapse is also difficult to simulate properly. 1 Nevertheless, design rule check (DRC) is not immune to inaccuracies: design rules and their parameters are also defined with uncertainty and incertitude.…”
Section: Lithography Process Check and Design Rule Checkmentioning
confidence: 99%
“…[4][5][6] Resist collapse is also difficult to simulate properly. 1 Nevertheless, design rule check (DRC) is not immune to inaccuracies: design rules and their parameters are also defined with uncertainty and incertitude.…”
Section: Lithography Process Check and Design Rule Checkmentioning
confidence: 99%
“…In a failure model [1] expressing the pattern variation dependence of the pattern failure, the model input is mainly Imax (the maximum of aerial image intensity) and Imin (the minimum of aerial image intensity). Therefore, we first tried to make a failure model using the Imax and Imin as the input.…”
Section: Imax-imin Modelmentioning
confidence: 99%
“…When the process window is restricted by the pattern failure as shown in the figure, it is very attractive if we can make a failure model capable of expressing the process condition dependence of experimental pass/fail data precisely and able to predict the process window. Although several authors have already made failure models [1]- [4] , the models are mainly for explaining not the process condition dependence but pattern variation dependence. It means that a model intended to explain the process condition dependence of the pattern failure has not yet been constructed.…”
Section: Introductionmentioning
confidence: 99%
“…OPC verification is an effective solution to verify the correctness of full-chip OPC design [1][2], and to ensure that optical and process errors have not violated the design rules [3] and optical rules [4]. In Fab's early development stage, it is used for OPC recipe tuning and optimization experiments.…”
Section: Introductionmentioning
confidence: 99%