2015 Symposium on VLSI Technology (VLSI Technology) 2015
DOI: 10.1109/vlsit.2015.7223644
|View full text |Cite
|
Sign up to set email alerts
|

Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

1
15
0

Year Published

2016
2016
2020
2020

Publication Types

Select...
6
2

Relationship

1
7

Authors

Journals

citations
Cited by 15 publications
(16 citation statements)
references
References 2 publications
1
15
0
Order By: Relevance
“…It should be noted that [22] proposes an NVM-LUT based structure but lacks an NVM based SB. In addition, the study in [38] proposed a design based on NVM-SB. Therefore from the overall comparison, we assume that there is a lack of circuit-based SRAM-based design.…”
Section: F Performance Analysis Efficient Programming Circuit With Rmentioning
confidence: 99%
“…It should be noted that [22] proposes an NVM-LUT based structure but lacks an NVM based SB. In addition, the study in [38] proposed a design based on NVM-SB. Therefore from the overall comparison, we assume that there is a lack of circuit-based SRAM-based design.…”
Section: F Performance Analysis Efficient Programming Circuit With Rmentioning
confidence: 99%
“…The tile is composed of a power switch, a configurable logic block (CLB), a switch block (SB), and two connection blocks (CBs). MTJ devices are stacked over the CMOS circuit plane of each block [6]. When the selftermination signal becomes high, the power switch of the tile is turned off.…”
Section: Proposedmentioning
confidence: 99%
“…2) By replacing volatile working memories such as static random access memories (SRAMs) and dynamic random access memories (DRAMs) by nonvolatile spintronics-based ones, i.e., magnetoresistive random access memories (MRAMs), one can drastically reduce the power consumption of ICs while maintaining high performance as was demonstrated in recent studies. [3][4][5][6][7][8] Spintronics memory devices can be classified into two categories according to their structure: two-and three-terminal devices. Both devices generally include a magnetic tunnel junction (MTJ), and the read operation is performed using the tunnel magnetoresistance (TMR) effect.…”
Section: Introductionmentioning
confidence: 99%