2014
DOI: 10.1088/1674-4926/35/9/094004
|View full text |Cite
|
Sign up to set email alerts
|

Fabrication and characterization of the split-drain MAGFET based on the nano-polysilicon thin film transistor

Abstract: A split-drain magnetic field-effect transistor (MAGFET) based on a nano-polysilicon thin film transistor (TFT) is proposed, which contains one source, two drains and one gate. The sensor chips were fabricated on (100) high resistivity silicon substrate by CMOS technology. When drain—source voltage equals 5.0 V and length and width ratio of the TFT channel is 80 μm/160 μm, the current and voltage magnetic sensitivities of the split-drain MAGFET based on the TFT are 0.018 mA/T and 55 mV/T, respectively. Through … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
0
0

Year Published

2015
2015
2024
2024

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(5 citation statements)
references
References 17 publications
0
0
0
Order By: Relevance
“…The orientation of vectors E and B correspond to those in Figure 1. From the current densities vector in (7), the Hall current mode of the operational device can be applied in current deflection and magnetoresistance path as shown in Figure 3. The deflection current paths are longer than regular path of no magnetic field, and that also means greater effective resistance of the material.…”
Section: Current Modementioning
confidence: 99%
See 1 more Smart Citation
“…The orientation of vectors E and B correspond to those in Figure 1. From the current densities vector in (7), the Hall current mode of the operational device can be applied in current deflection and magnetoresistance path as shown in Figure 3. The deflection current paths are longer than regular path of no magnetic field, and that also means greater effective resistance of the material.…”
Section: Current Modementioning
confidence: 99%
“…It is the MOSFET that is specially designed by the split drain into two symmetry symmetrical parts D 1 and D 2 for receiving current difference from Lorentz's force that linearly depends on magnitude and direction of vertical magnetic field density [6]. The MAGFET is a low power device compatible to with modern CMOS technology for low power and low voltage integrated circuit [7][8][9].…”
Section: Introductionmentioning
confidence: 99%
“…According to the working principle of MOSFET and Hall effect, the magnetic field sensor with convex Hall output probes is used as an example to show the working principle of magnetic field sensor [8] . As shown in Fig.…”
Section: Working Principlementioning
confidence: 99%
“…The split-drain MAGFET based on nano-polysilicon TFT was fabricated on <100> orientation high resistivity silicon substrates by CMOS technology [11] . Fig.…”
Section: Fabrication Technologymentioning
confidence: 99%
“…Fig. 4 shows the main fabrication processes of split-drain MAGFET: (a) cleaning the <100> orientation high resistivity silicon wafer; (b) the first oxidization, SiO 2 thin films with thickness of 450 nm were grown on the substrates by thermal oxidization; (c) the first lithography, forming active region windows of the nano-polysilicon TFT, where the nano-polysilicon thin films with thickness of 114 nm were deposited on the high resistivity silicon substrates by the low pressure chemical vapor deposition (LPCVD), and the crystal orientation are <111>, <220> and <311> [11], respectively, then injecting phosphorus atoms by an ion implantation machine, where the energy and the dose of the implanted ions are 60 keV and 5.0×10 13 atom/cm 2 , respectively; (d) the second lithography and oxidization, etching nano-polysilicon thin films and depositing gate oxide with thickness of 50 nm on the nano-polysilicon thin films by LPCVD, then depositing polysilicon with thickness of 960 nm by the LPCVD; (e) the third lithography, etching polysilicon to form polysilicon gate; then injecting phosphorus atoms by the ion implantation machine, where the energy and the dose of the implanted ions are 60 keV and 6.0×10 15 atom/cm 2 , respectively; (f) the fourth lithography, forming contact…”
Section: Fabrication Technologymentioning
confidence: 99%