2017
DOI: 10.1016/j.mee.2017.05.043
|View full text |Cite
|
Sign up to set email alerts
|

Extraction of the sub-band gap density of states of Nb doped ZnO thin film transistors using C-V measurements

Abstract: . (2017) 'Extraction of the sub-band gap density of states of Nb doped ZnO thin lm transistors using C-V measurements. ', Microelectronic engineering., Further information on publisher's website: Use policyThe full-text may be used and/or reproduced, and given to third parties in any format or medium, without prior permission or charge, for personal research or study, educational, or not-for-prot purposes provided that:• a full bibliographic reference is made to the original source • a link is made to the me… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 18 publications
0
1
0
Order By: Relevance
“…The value of dielectric capacitance ( C OX ) ∼1 μF/cm 2 was calculated from the accumulation region of the C – V curves. According to Figure S8a in the Supporting Information, C – V curves are stretched over the frequency range of 1 kHz to 1 MHz for chip C375 because of the trapping of charge carriers in the interface trap states. On the other hand, for chip C500 in Figure S8b, however, the low interface trap density and small frequency dispersion of capacitance indicate a good interface. The interface trap state density D it was extracted from the measured equivalent parallel conductance G m as a function of the bias voltage and frequency.…”
Section: Resultsmentioning
confidence: 99%
“…The value of dielectric capacitance ( C OX ) ∼1 μF/cm 2 was calculated from the accumulation region of the C – V curves. According to Figure S8a in the Supporting Information, C – V curves are stretched over the frequency range of 1 kHz to 1 MHz for chip C375 because of the trapping of charge carriers in the interface trap states. On the other hand, for chip C500 in Figure S8b, however, the low interface trap density and small frequency dispersion of capacitance indicate a good interface. The interface trap state density D it was extracted from the measured equivalent parallel conductance G m as a function of the bias voltage and frequency.…”
Section: Resultsmentioning
confidence: 99%
“…
Oxide semiconductor thin-film transistors (TFTs) have undergone extensive investigation for their potential in next-generation display applications. [1][2][3][4][5] High-resolution displays require oxide semiconductor TFTs to exhibit both high field-effect mobility and excellent bias stress stability. [3,6] Recently, indium-tinzinc-oxide (ITZO) TFTs have drawn substantial interest due to their high field-effect mobility and process compatibility.
…”
mentioning
confidence: 99%