2017
DOI: 10.1007/978-3-319-65578-9_5
|View full text |Cite
|
Sign up to set email alerts
|

Extending OpenMP SIMD Support for Target Specific Code and Application to ARM SVE

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
3
3
1

Relationship

1
6

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 4 publications
0
3
0
Order By: Relevance
“…From version 4.0 onwards, OpenMP provides the directive declare simd. A user can decorate a function with this directive to inform the compiler that the function can be safely invoked concurrently on multiple instances of its arguments [36]. This means that the compiler can vectorize the function safely.…”
Section: Vector Function Application Binary Interfacementioning
confidence: 99%
“…From version 4.0 onwards, OpenMP provides the directive declare simd. A user can decorate a function with this directive to inform the compiler that the function can be safely invoked concurrently on multiple instances of its arguments [36]. This means that the compiler can vectorize the function safely.…”
Section: Vector Function Application Binary Interfacementioning
confidence: 99%
“…However, given the observed AVX speedups, backends for any 128-bit/4-element vector architecture such as NEON (ARM), VSX (POWER) or QPX (BlueGene) promise little pay-off. On the other hand, the upcoming ARM SVE extension might be a worthwhile target as it is 2048-bits wide [24]. A GPU version, replacing mask checks by the aforementioned CUDA intrinsics, might also lead to sizeable speedups, but would require considerable changes w.r.t.…”
Section: 3mentioning
confidence: 99%
“…In the past few decades, in the field of automatic vectorization, many fundamental problems have been solved and many optimization methods have been proposed [7][8][9][10][11], which are adopted by mainstream compilers. In recent years, with the emergence of new SIMD instruction sets (AVX512 [12], SVE [13], and RISC-V vector instruction set [14]), SIMD technology is developing continuously and is becoming more and more powerful. From basic vector instructions to mask and variable-length vector instructions [15], the parallel length of SIMD instructions is also getting longer and longer.…”
Section: Introductionmentioning
confidence: 99%