Euromicro Symposium on Digital System Design, 2003. Proceedings. 2003
DOI: 10.1109/dsd.2003.1231909
|View full text |Cite
|
Sign up to set email alerts
|

Exploring storage organization in ASIP synthesis

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
5
0

Year Published

2007
2007
2014
2014

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(5 citation statements)
references
References 18 publications
0
5
0
Order By: Relevance
“…The second approach for exploration of DSE is Scheduler based approach. Where most of the researcher worked on the simulator based approach but few worked on scheduler based approach as Gupta, Balakrishnan et al [15] and MK Jain, Kumar Anshul, Balakrishnan et al [3,4,5,6,7] are the main contributors of the scheduler based approach.…”
Section: Scheduler Based Approach For Design Space Explorationmentioning
confidence: 99%
See 3 more Smart Citations
“…The second approach for exploration of DSE is Scheduler based approach. Where most of the researcher worked on the simulator based approach but few worked on scheduler based approach as Gupta, Balakrishnan et al [15] and MK Jain, Kumar Anshul, Balakrishnan et al [3,4,5,6,7] are the main contributors of the scheduler based approach.…”
Section: Scheduler Based Approach For Design Space Explorationmentioning
confidence: 99%
“…For e.g. MK Jain et al [3,4,5,6,7] explores the Design Space Exploration (DSE) on register file size, register window and on-chip data cache. There are very less work carried out on the parameters like Storage Exploration, Pipeline Structure, and Bus Architecture which was extensively explored by simulator based approach.…”
Section: Scheduler Based Approach For Design Space Explorationmentioning
confidence: 99%
See 2 more Smart Citations
“…Such an approach is shown in Figure 4. Examples of such approaches are [16][17][18][19]. Since this technique is a bit newer and very few details of architectures are included is the model.…”
Section: Fig 3: Simulator Based Performance Estimatormentioning
confidence: 99%