2012
DOI: 10.1016/j.tsf.2012.05.073
|View full text |Cite
|
Sign up to set email alerts
|

Explanation of threshold voltage scaling in enhancement-mode InAlN/AlN–GaN metal oxide semiconductor high electron mobility transistors on Si substrates

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
11
0

Year Published

2013
2013
2018
2018

Publication Types

Select...
8
1

Relationship

1
8

Authors

Journals

citations
Cited by 18 publications
(11 citation statements)
references
References 17 publications
0
11
0
Order By: Relevance
“…ALD is done at 100 °C through the same photoresist mask which is used for the dry etching as well as for the metal lift‐off, so that the self‐aligned concept is retained. Consequently, our approach does not introduce additional capacitance beyond the gate footprint, as it does in the two‐step alignment metal–oxide–semiconductor (MOS) gate contact processing approach , or as generally introduced by the surface passivation . In our n ++ GaN/InAlN/AlN/GaN HEMT concept we combine the advantages of the self‐aligned gate approach with a scalability of V T provided by low N d,surf .…”
Section: Introductionmentioning
confidence: 99%
“…ALD is done at 100 °C through the same photoresist mask which is used for the dry etching as well as for the metal lift‐off, so that the self‐aligned concept is retained. Consequently, our approach does not introduce additional capacitance beyond the gate footprint, as it does in the two‐step alignment metal–oxide–semiconductor (MOS) gate contact processing approach , or as generally introduced by the surface passivation . In our n ++ GaN/InAlN/AlN/GaN HEMT concept we combine the advantages of the self‐aligned gate approach with a scalability of V T provided by low N d,surf .…”
Section: Introductionmentioning
confidence: 99%
“…Excellent electrical characteristics of GaN metal-insulator-semiconductor (MIS) HEMTs utilizing ZrO 2 as gate dielectrics have been reported. [1][2][3][4][5][6][7] One of the main parameters which have great impact on the properties of GaNbased MIS structures is the band alignment between gate dielectric layer and GaN layer. For example, to maintain low gate leakage and small effective oxide thickness, a large conduction band discontinuity DE C (at least 1 eV) between ZrO 2 dielectric and GaN is required.…”
mentioning
confidence: 99%
“…Excellent electrical characteristics of GaN MISHEMTs utilizing ZrO 2 as gate dielectrics are reported recently. [10][11][12][13][14][15] Nevertheless, several material issues should be considered for further improvement of the electrical properties for GaN MISHEMTs using ZrO 2 as gate insulators. Above all, the interface between dielectric layer and underlying GaN substrate is critical, and thermal stability of the dielectric layer at the interface is one of the most challenging requirements for application of ZrO 2 as a gate dielectric.…”
mentioning
confidence: 99%