Experimental verification of single-phase PLL with novel two-phase generator for grid-connected converters

Lubura, Slobodan; Šoja, Milomir; Lale, Srđan; Ikić, Marko

doi:10.1109/epepemc.2012.6397367

Cited by 1 publication

(1 citation statement)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The proposed generator also possesses excellent grid voltage noise attenuation performance. In [14] we have gone one step further and besides some frequency and stability analysis we have presented experimental verification of the proposed PLL-SRF structure with novel two-phase generator for DC offset and noise rejection.…”

Section: Introductionmentioning

confidence: 99%

Single‐phase phase locked loop with DC offset and noise rejection for photovoltaic inverters

Lubura

Šoja

Lale

et al. 2014

IET Power Electronics

Self Cite

View full text Add to dashboard Cite

Proper work of grid-connected converters requires an accurate detection of phase angle, frequency and amplitude of grid voltage. Phase locked loops (PLLs) based on synchronous reference frame theory can be used for estimation of these grid parameters. One of the issues that could appear during estimation of grid parameters is appearance of DC offset in measured grid voltage. This DC component (offset) is usually entered in PLL structure via measurement and A/D conversion process. Undesirable induced DC offset could appear as part of the reference sine current of photovoltaic inverters or other grid-connected converters. A lot of standards define allowed PV inverter's DC current injection in the grid. In this study, we propose an improved PLL structure with capability to fully reject DC offset and noise which could appear in measured input grid voltage. The key component of the proposed PLL is two-phase generator with a closed control loop for DC offset and noise rejection. Obtained simulation and experimental results show that the proposed PLL structure can solve important issues of presence of noise and DC offset in measured grid voltage. The proposed PLL structure shows excellent dynamical performances in conditions of fast changes of grid parameters.

show abstract

Section: Introductionmentioning

confidence: 99%