2011 IEEE International Ultrasonics Symposium 2011
DOI: 10.1109/ultsym.2011.0277
|View full text |Cite
|
Sign up to set email alerts
|

Experimental study of dual-ring CMUT array optimization for forward-looking IVUS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
5
0

Year Published

2012
2012
2022
2022

Publication Types

Select...
2
2

Relationship

2
2

Authors

Journals

citations
Cited by 4 publications
(5 citation statements)
references
References 10 publications
0
5
0
Order By: Relevance
“…All IC's in single-chip system are custom design which includes pulsers, capable of generating 25-V unipolar pulses and low-noise receiver transimpedance amplifiers (TIAs) for each of the CMUT receive array elements. We have demonstrated the characterization and imaging performance of these devices in various studies [1][2][3][4]. In this study, ICE configuration (2.1-mm diameter array) is considered as a test case to explore the available design space offered by the CMUT-on-CMOS approach.…”
Section: Methodsmentioning
confidence: 99%
“…All IC's in single-chip system are custom design which includes pulsers, capable of generating 25-V unipolar pulses and low-noise receiver transimpedance amplifiers (TIAs) for each of the CMUT receive array elements. We have demonstrated the characterization and imaging performance of these devices in various studies [1][2][3][4]. In this study, ICE configuration (2.1-mm diameter array) is considered as a test case to explore the available design space offered by the CMUT-on-CMOS approach.…”
Section: Methodsmentioning
confidence: 99%
“…All IC’s in single-chip system are custom design which includes pulsers, capable of generating 25-V unipolar pulses and low-noise receiver trans-impedance amplifiers (TIAs) for each of the CMUT receive array elements. We have demonstrated the characterization and imaging performance of these devices in various studies [14]. In this study, ICE configuration (2.1-mm diameter array) is considered as a test case to explore the available design space offered by the CMUT-on-CMOS approach.…”
Section: Methodsmentioning
confidence: 99%
“…We recently realized a single-chip volumetric imaging system using monolithic CMUT-on-CMOS integration where dual-ring CMUT arrays were fabricated directly on top of pre-processed custom designed CMOS wafers and presented some initial results in conferences [21, 22]. Here, we present the design, testing and quantitative characterization of the overall single-chip front-end system suitable for volumetric IVUS and ICE imaging.…”
Section: Introductionmentioning
confidence: 99%