Experimental progress of and prospects for nanomagnet logic (NML)

Alam, M.T.; Bernstein, Gary H.; Bokor, Jeffrey; Carlton, David; Hu, Xiaobo Sharon; Kurtz, S.; Lambson, Brian; Niemier, Michael; Porod, Wolfgang; Siddiq, Mohammad Abu Jafar; Varga, Edit

doi:10.1109/snw.2010.5562573

Cited by 4 publications

(5 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…For example, [60] predicts that a NAND FO1 in 15 nm CMOS will have a footprint of ∼70 000 nm 2 . From [61] a majority logic gate constructed from magnets with 60 × 90 nm 2 footprints will itself have a net footprint of ∼68 000 nm 2 . Moreover, not only can a majority gate be programmed to perform a NAND function, it is inherently a more computationally powerful gate.…”

Section: Scalabilitymentioning

confidence: 99%

Nanomagnet logic: progress toward system-level integration

Niemier

Bernstein

Csaba

et al. 2011

J. Phys.: Condens. Matter

158

172

View full text Add to dashboard Cite

Quoting the International Technology Roadmap for Semiconductors (ITRS) 2009 Emerging Research Devices section, 'Nanomagnetic logic (NML) has potential advantages relative to CMOS of being non-volatile, dense, low-power, and radiation-hard. Such magnetic elements are compatible with MRAM technology, which can provide input–output interfaces. Compatibility with MRAM also promises a natural integration of memory and logic. Nanomagnetic logic also appears to be scalable to the ultimate limit of using individual atomic spins.' This article reviews progress toward complete and reliable NML systems. More specifically, we (i) review experimental progress toward fundamental characteristics a device must possess if it is to be used in a digital system, (ii) consider how the NML design space may impact the system-level energy (especially when considering the clock needed to drive a computation), (iii) explain--using both the NML design space and a discussion of clocking as context—how reliable circuit operation may be achieved, (iv) highlight experimental efforts regarding CMOS friendly clock structures for NML systems, (v) explain how electrical I/O could be achieved, and (vi) conclude with a brief discussion of suitable architectures for this technology. Throughout the article, we attempt to identify important areas for future work.

show abstract

Section: Scalabilitymentioning

confidence: 99%

Nanomagnet logic: progress toward system-level integration

Niemier

Bernstein

Csaba

et al. 2011

J. Phys.: Condens. Matter

158

172

View full text Add to dashboard Cite

show abstract

“…The QCA, SET, and NML technologies can be considered as cascade-friendly, with supporting evidence provided by the designs of a QCA 32-bit adder [13] , a SET 16-bit adder [22] , and an NML 32-bit adder [23] . In CMOS-free MTJ designs and newly developed DNA nanotechnology, however, we have not encountered any cascading of M gates that is longer than two.…”

Section: Cascadingmentioning

confidence: 92%

“…However, the highest fan-out degree in the work just cited is 3. The highest encountered fan-out of 3 also applied to NML [23] . It appears that higher fan-out should be achievable via increasing the required energy for the clocking field [23] .…”

Section: Fan-outmentioning

confidence: 99%

See 1 more Smart Citation

Majority-Logic, its applications, and atomic-scale embodiments

Parhami

Abedi

Jaberipur

2020

Computers & Electrical Engineering

View full text Add to dashboard Cite

Algorithms implemented in hardware Cellular arrays and automata High-speed arithmetic Logic design styles Low-power design Performance analysis and design aids a b s t r a c t Today's computing is increasingly data-intensive, heralding the age of big data. With greater data volumes, come the needs for faster processing, greater storage capacity, and expanded communication bandwidth, all of which imply the expenditure of more energy. Thus, energy efficiency, already a major design consideration, will assume broader significance in the coming years. As important as storage and communications are, our focus in this paper is on better technology to reduce the computation (logic manipulation) power. We review majority logic, a special case of threshold logic, show how a number of common arithmetic/logic operations can be performed using the majority-gate primitive, and review an impressive array of atomic-scale logic technologies that are particularly efficient in realizing the majority or minority function. We conclude that a combination of orders of magnitude energy reduction by virtue of the technology used and implementation strategies that lead to comparable complexity in terms of majority gates when contrasted with currently used circuit primitives (AND, OR, XOR, NOT, mux) leads to energy-efficient realization of arithmetic/logic functions suitable for use in the age of big data.

show abstract

“…The ability to create SiDBs at atomically precise locations and the exhibited tendency for charge configurations to settle to the ground state constrained by screened Coulombic repulsion [1][2][3] lends this technology well for field-coupled nanocomputing (FCN), a class of devices that employ electric 8,9 or magnetic field effects 10,11 for operation. SiDB logic components demonstrated experimentally by Huff et al 1 provide an example of this by taking advantage of the charge sharing behavior between closely-situated SiDBs to represent binary logic states, wherein the position of a charge in pairs of SiDBs can be used to encode bit information.…”

Section: Introductionmentioning

confidence: 99%

Automated Atomic Silicon Quantum Dot Circuit Design via Deep Reinforcement Learning

Lupoiu¹,

Ng²,

Fan³

et al. 2022

Preprint

View full text Add to dashboard Cite

Robust automated design tools are crucial for the proliferation of any computing technology. We introduce the first automated design tool for the silicon dangling bond quantum dot computing technology, which is an extremely versatile and flexible single-atom computing circuitry framework. The automated designer is capable of navigating the complex, hyperdimensional design spaces of arbitrarily sized design areas and truth tables by employing a tabula rasa double-deep Q-learning reinforcement learning algorithm. Robust policy convergence is demonstrated for a wide range of two-input, one-output logic circuits and a two-input, two-output half-adder, designed with an order of magnitude fewer SiDBs in several orders of magnitude less time than the only other half-adder demonstrated in the literature. We anticipate that reinforcement learning-based automated design tools will accelerate the development of the SiDB quantum dot computing technology, leading to its eventual adoption in specialized computing hardware.

show abstract

Experimental progress of and prospects for nanomagnet logic (NML)

Cited by 4 publications

References 8 publications

Nanomagnet logic: progress toward system-level integration

Nanomagnet logic: progress toward system-level integration

Majority-Logic, its applications, and atomic-scale embodiments

Automated Atomic Silicon Quantum Dot Circuit Design via Deep Reinforcement Learning

Contact Info

Product

Resources

About