Experimental assessment of parallel systems

Silva, João Gabriel; Carreira, João; Madeira, Henrique; Costa, D.; Moreira, Paula I.

doi:10.1109/ftcs.1996.534627

Cited by 37 publications

(12 citation statements)

References 16 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Behavior-based error detection techniques are quite promising in that respect. Several studies have investigated the possibility of using them to build low redundancy failsilent systems ( [4] [5] [6] [7]). A common conclusion of those studies is that the crash of a system due to a fault is easy to detect, but when the system produces some output, it is much harder to know whether it has been affected by some fault or not.…”

Section: Introductionmentioning

confidence: 99%

Robust assertions and fail-bounded behavior

Prata¹,

Zenha-Rela²,

Madeira³

et al. 2005

J. Braz. Comp. Soc.

View full text Add to dashboard Cite

Section: Introductionmentioning

confidence: 99%

Robust assertions and fail-bounded behavior

Prata¹,

Zenha-Rela²,

Madeira³

et al. 2005

J. Braz. Comp. Soc.

View full text Add to dashboard Cite

“…These triggers are tied to available debugging features of the hardware, e.g., breakpoint registers. This tool was also used in an early study of the effects of processor-based faults on parallel systems (Parsytec PowerXplorer [43]). …”

Section: Fault Injection Toolsmentioning

confidence: 99%

Toward a Performance/Resilience Tool for Hardware/Software Co-design of High-Performance Computing Systems

Engelmann

Naughton

2013

2013 42nd International Conference on Parallel Processing

View full text Add to dashboard Cite

Abstract-xSim is a simulation-based performance investigation toolkit that permits running high-performance computing (HPC) applications in a controlled environment with millions of concurrent execution threads, while observing application performance in a simulated extreme-scale system for hardware/software co-design. The presented work details newly developed features for xSim that permit the injection of MPI process failures, the propagation/detection/notification of such failures within the simulation, and their handling using application-level checkpoint/restart. These new capabilities enable the observation of application behavior and performance under failure within a simulated future-generation HPC system using the most common fault handling technique.

show abstract

“…Earlier studies have looked at the effects of faults on parallel applications running on a 4 node Parsytec PowerXplorer Transputer based machine [11]. This work leveraged hardware capabilities, e.g., performance counters and debug registers, to create lowoverhead fault injection mechanisms (Xception) [6].…”

Section: Introductionmentioning

confidence: 99%

A Case for Virtual Machine Based Fault Injection in a High-Performance Computing Environment

Naughton

Vallée

Engelmann

et al. 2012

Euro-Par 2011: Parallel Processing Workshops

View full text Add to dashboard Cite

Abstract. Large-scale computing platforms provide tremendous capabilities for scientific discovery. As applications and system software scale up to multipetaflops and beyond to exascale platforms, the occurrence of failure will be much more common. This has given rise to a push in fault-tolerance and resilience research for high-performance computing (HPC) systems. This includes work on log analysis to identify types of failures, enhancements to the Message Passing Interface (MPI) to incorporate fault awareness, and a variety of fault tolerance mechanisms that span redundant computation, algorithm based fault tolerance, and advanced checkpoint/restart techniques.While there is much work to be done on the FT/Resilience mechanisms for such large-scale systems, there is also a profound gap in the tools for experimentation. This gap is compounded by the fact that HPC environments have stringent performance requirements and are often highly customized. The tool chain for these systems are often tailored for the platform and the operating environments typically contain many site/machine specific enhancements. Therefore, it is desirable to maintain a consistent execution environment to minimize end-user (scientist) interruption. The work on system-level virtualization for HPC system offers a unique opportunity to maintain a consistent execution environment via a virtual machine (VM). Recent work on virtualization for HPC has shown that low-overhead, high performance systems can be realized [7,15]. Virtualization also provides a clean abstraction for building experimental tools for investigation into the effects of failures in HPC and the related research on FT/Resilience mechanisms and policies. In this paper we discuss the motivation for tools to perform fault injection in an HPC context. We also present the design of a new fault injection framework that can leverage virtualization.

show abstract

Experimental assessment of parallel systems

Cited by 37 publications

References 16 publications

Robust assertions and fail-bounded behavior

Robust assertions and fail-bounded behavior

Toward a Performance/Resilience Tool for Hardware/Software Co-design of High-Performance Computing Systems

A Case for Virtual Machine Based Fault Injection in a High-Performance Computing Environment

Contact Info

Product

Resources

About