Evaluation of a Josephson Arbitrary Waveform Synthesizer at Low Voltages for the Calibration of Lock-In Amplifiers

Georgakopoulos, D.; Budovsky, I.; Benz, Samuel P.

doi:10.1109/tim.2020.3048795

Cited by 3 publications

(1 citation statement)

References 30 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The evaluation of a PD JJA must show that its output is unaffected by [29]: (a) the specific JJA used; (b) the biasing electronics (pattern generator, RF amplifiers, dc blocks and connecting cables); (c) the RF power applied to the JJA; and, (d) the repetition frequency and RF pattern of pulses. Criteria (1) and ( 2) have been demonstrated elsewhere for ac operation [18,29].…”

Section: Evaluation Of the Pd Jjasmentioning

confidence: 99%

Quasi-continuous dc voltage standard using sinusoidal and pulse-driven Josephson junction arrays

Georgakopoulos¹,

Budovsky²,

Benz³

2022

Meas. Sci. Technol.

Self Cite

View full text Add to dashboard Cite

Josephson voltage standards (JVSs) provide a primary realization of the volt, the unit of electromotive force. They generate direct (dc) voltages up to 10 V and show agreement better than 1 nV/V at 10 V. For JVSs based on Josephson junction arrays (JJAs) that are driven by sinusoidal radiofrequency (RF) power, commonly referred to as continuous wave-driven JJAs (CWD JJAs), the minimum voltage that can be generated is limited to the voltage across one Josephson junction for practical devices. To achieve this resolution, they may require a perfect JJA chip. JVSs based on a pulse-driven (PD) JJA require high performance electronics (i.e., high bandwidth, low distortion and jitter, pulse shaping filters and large memory) to achieve their minimum and maximum voltage. We have combined two CWD JJAs and two PD JJAs driven by two microwave inputs to one chip to generate quasi-continuous dc voltages up to the sum of the full-scale voltages of both JJAs that are robust to the imperfections of the Josephson junctions and have relaxed requirements on the radio frequency (RF) electronics driving the JJA, compared to the existing CWD JVSs and PD JVSs, respectively. By use of the JJA chip at the National Measurement Institute Australia, we demonstrate its feasibility to generate voltages up to 1 V. Preliminary evaluation of the system shows that the voltage uncertainty can be 11 nV (k=2) or better and the theoretical resolution is better than 1 nV from 0 V to 1 V. The main requirement is that all the Josephson junctions must have quantum locking ranges with respect to the power and frequency of the RF bias and for the PD JJAs to have a constant voltage over a range of dc bias current. Although this development is not a replacement for existing state-of-the-art JVSs, we anticipate that it will be an alternative fit-for-purpose solution for metrological applications under non-ideal operating conditions or when the components of the state-of-the-art solutions are not available.

show abstract

Section: Evaluation Of the Pd Jjasmentioning

confidence: 99%