1981
DOI: 10.1007/978-1-4899-2174-1
|View full text |Cite
|
Sign up to set email alerts
|

Error-Correction Coding for Digital Communications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

2
313
0
11

Year Published

1988
1988
2014
2014

Publication Types

Select...
6
3

Relationship

0
9

Authors

Journals

citations
Cited by 1,008 publications
(326 citation statements)
references
References 0 publications
2
313
0
11
Order By: Relevance
“…Automatic repeat reQuest (ARQ) [12] and forward error correction (FEC) [13,14] are two conventional methods for error recovery. They, however, both have severe drawbacks when applied to UWSNs.…”
Section: Related Workmentioning
confidence: 99%
“…Automatic repeat reQuest (ARQ) [12] and forward error correction (FEC) [13,14] are two conventional methods for error recovery. They, however, both have severe drawbacks when applied to UWSNs.…”
Section: Related Workmentioning
confidence: 99%
“…The use of scaling, weight capping and normalisation [4] where possible enables weights to be kept to seven or less. Furthermore, in most cases, the data received is correct and in this case, there will be a node with a zero state metric.…”
Section: Self-timed Viterbi Architecturementioning
confidence: 99%
“…One method for the design of deterministic permutations is based on block interleavers [2], [3]. In this interleaver, the input data are written along the rows of the memory configured as matrix of k-rows and l-columns and then read out along the columns.…”
Section: Introductionmentioning
confidence: 99%
“…However, for short block size, the performance of turbo codes with a random interleaver degrades substantially even it performs worse than that of convolutional codes with similar computational complexity. Furthermore, if we take memory and throughput requirements into consideration, it is preferable to employ the deterministic interleavers with lower interleaving and deinterleaving complexity for a convenient implementation.One method for the design of deterministic permutations is based on block interleavers [2], [3]. In this interleaver, the input data are written along the rows of the memory configured as matrix of k-rows and l-columns and then read out along the columns.…”
mentioning
confidence: 99%