2021
DOI: 10.1016/j.nima.2020.164979
|View full text |Cite
|
Sign up to set email alerts
|

Error characterization and calibration of real-time magnetic field measurement systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

1
11
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
5

Relationship

2
3

Authors

Journals

citations
Cited by 5 publications
(12 citation statements)
references
References 8 publications
1
11
0
Order By: Relevance
“…Then, we quantified the contribution of all system components to the measurement latency, finding that overall, it remains always well below the specified 30 µs tolerance. Therefore, we conclude that the new CERN B-train electronic acquisition system meets all its requirements, as it was also independently verified by running an extensive series of operational tests, as reported in detail in[7].…”
supporting
confidence: 61%
See 4 more Smart Citations
“…Then, we quantified the contribution of all system components to the measurement latency, finding that overall, it remains always well below the specified 30 µs tolerance. Therefore, we conclude that the new CERN B-train electronic acquisition system meets all its requirements, as it was also independently verified by running an extensive series of operational tests, as reported in detail in[7].…”
supporting
confidence: 61%
“…We characterized experimentally the DC response of the system first, showing that after calibration, the voltage acquisition error across the ±10 V input range has an arithmetic and an RMS mean of, respectively, Nevertheless, certain improvements still seem necessary to guarantee compliance with upcoming, more challenging use cases. First of all, we are currently working on the algorithm to set optimally the fine offset correction ∆V 2 in (7), including the possibility of increasing the bit depth of the final flux integration stage so as to make the injection of an analogue voltage unnecessary (this would probably require newer, more capable FPGAs). An upgrade to the timing system is being considered to improve the internal LVDS transmission between SPEC modules in the FEC, which is currently a major limitation.…”
Section: Discussionmentioning
confidence: 99%
See 3 more Smart Citations