1982
DOI: 10.1007/978-3-662-07944-7_5
|View full text |Cite
|
Sign up to set email alerts
|

Entwurfstechnik für integrierte MOS-Schaltungen

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
1
0
1

Year Published

2000
2000
2007
2007

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 3 publications
0
1
0
1
Order By: Relevance
“…[1,4,10,11,17,22,44,54,58,63,92,93,97,103,112,120,126,130,137,138,143,144] Für die Taktverteilung sind 4 primäre und 4 sekundäre Global-LLs vorgesehen.…”
Section: Programmable Logic Device Pldunclassified
“…[1,4,10,11,17,22,44,54,58,63,92,93,97,103,112,120,126,130,137,138,143,144] Für die Taktverteilung sind 4 primäre und 4 sekundäre Global-LLs vorgesehen.…”
Section: Programmable Logic Device Pldunclassified
“…• SD asynchroner Setzeingang (Set) und RD 1,3,9,10,18,24,44,53,56,60,86,87,89,97,105,111,118,123,129,130,134,135] …”
Section: Fpga Mit Antifuse-linkmentioning
confidence: 99%