Proceedings of the 40th Annual Design Automation Conference 2003
DOI: 10.1145/775832.775868
|View full text |Cite
|
Sign up to set email alerts
|

Energy reduction techniques for multimedia applications with tolerance to deadline misses

Abstract: Many embedded systems such as PDAs require processing of the given applications with rigid power budget. However, they are able to tolerate occasional failures due to the imperfect human visual/auditory systems. The problem we address in this paper is how to utilize such tolerance to reduce multimedia system's energy consumption for providing guaranteed quality of service at the user level in terms of completion ratio. We explore a range of offline and on-line strategies that take this tolerance into account i… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
21
0

Year Published

2003
2003
2012
2012

Publication Types

Select...
5
3

Relationship

1
7

Authors

Journals

citations
Cited by 66 publications
(26 citation statements)
references
References 20 publications
0
21
0
Order By: Relevance
“…Yuan and Nahrstedt (2003) proposed to incorporate the stochastic analysis into DVS for soft deadline systems to provide the statistic QoS guarantee. With the QoS requirements formulated as the tolerable statistic deadline missing rate, Hua et al (2003) introduced several techniques to exploit the processor slack time due to the deadline miss to reduce the energy.…”
Section: Related Workmentioning
confidence: 99%
“…Yuan and Nahrstedt (2003) proposed to incorporate the stochastic analysis into DVS for soft deadline systems to provide the statistic QoS guarantee. With the QoS requirements formulated as the tolerable statistic deadline missing rate, Hua et al (2003) introduced several techniques to exploit the processor slack time due to the deadline miss to reduce the energy.…”
Section: Related Workmentioning
confidence: 99%
“…We propose two novel optimal algorithms, one for uniprocessor and one for multiprocessor DSP systems, to minimize the expected value of total energy consumption while satisfying timing constraints with guaranteed probabilities for real-time applications. Our work is related to the work in [9,10]. In [9,10], Hua et al proposed a heuristic algorithm for uniprocessor and the Data Flow Graph (DFG) is a simple path.…”
Section: Introductionmentioning
confidence: 98%
“…The systems become more and more complicate and some tasks may not have fixed execution time. Such tasks usually contain conditional instructions and/or operations that could have different execution times for different inputs [7][8][9][10][11]. It is possible to obtain the execution time distribution for each task by sampling and knowing detailed timing information about the system or by profiling the target hardware [12].…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Hua et al proposed different algorithms to scale down task voltage to reduce total energy consumption for single processor [23] and multiprocessor SoC architecture [24] by leveraging performance requirements and uncertainties in execution time with tolerance to deadline misses . In our work, we consider energy minimization for multimedia applications without tolerance to deadline misses.…”
Section: Introductionmentioning
confidence: 99%