2020
DOI: 10.1109/tcsi.2020.2978295
|View full text |Cite
|
Sign up to set email alerts
|

Energy-Efficient Precharge-Free Ternary Content Addressable Memory (TCAM) for High Search Rate Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
5
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 26 publications
(5 citation statements)
references
References 41 publications
0
5
0
Order By: Relevance
“…The memory technologies and their characteristics as well as analysis are shown in Table 1 and the features associated with each one as well as the explanation of features regarding these memory technologies are denoted in Table 2. We have evaluated and surveyed the literature [5,6], and [9][10][11][12][13][14][15] the memory technologies and their features for TCAM improvement. Figure 1 shows the ANP alternatives and features.…”
Section: Problem Formulationmentioning
confidence: 99%
See 1 more Smart Citation
“…The memory technologies and their characteristics as well as analysis are shown in Table 1 and the features associated with each one as well as the explanation of features regarding these memory technologies are denoted in Table 2. We have evaluated and surveyed the literature [5,6], and [9][10][11][12][13][14][15] the memory technologies and their features for TCAM improvement. Figure 1 shows the ANP alternatives and features.…”
Section: Problem Formulationmentioning
confidence: 99%
“…The OpenFlow tables in switches are stored in TCAM. The works in [9][10][11][12][13] show different schemes for the efficiency and fast searching of TCAM. Moreover, they also show the cost and energy efficiency of the TCAM employing different strategies for efficiency of the TCAM.…”
Section: Introductionmentioning
confidence: 99%
“…Ternary CAM (TCAM) and binary CAM (BiCAM) are two groups of CAM cells [6]. In this case, the TCAM uses all 0s, 1s, and x [don't care set], while the BiCAM uses both 0 s and 1 s [7]. Moreover, sparse clustering networks have been used to develop a small number of associated memories.…”
Section: Introductionmentioning
confidence: 99%
“…1) Too power-hungry [15], [19], [17], [20], [21], [22] 2) Slower than conventional SRAM-based caches [23], [24] 3) Not scalable, making the implementation of large caches, many-way associativity, or other associative memories impractical [16], [18], [20], [25], [26] 4) Too expensive (in terms of silicon area) [18], [19], [25] In this paper, we revisit the use of associative memories in computer microarchitecture, focusing on caches, but with relevance to other microarchitectural components that could benefit from full-associativity. This is done based on (1) a novel Complementary CAM (CCAM) bitcell that enables low-power CAM implementation, (2) a fully-associative tag array (FASTA) architecture, constructed with the CCAM bitcell, providing low-latency, precharge-free operation, and (3) a novel Very-Many-Way Associative (VMWA) cache architecture, built using FASTA.…”
Section: Introductionmentioning
confidence: 99%