Energy Efficient Memory Authentication Mechanism in Embedded Systems

Nimgaonkar, Satyajeet; Gomathisankaran, Mahadevan

doi:10.1109/ised.2011.34

Cited by 7 publications

(3 citation statements)

References 29 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…For data integrity protection, many work presented new schemes for uniprocessor [3][4] [5] and Multi-processors platform [6] [7] [8] . This paper focused on the integrity protection scheme of uniprocessor.…”

Section: Introductionmentioning

confidence: 99%

Memory Integrity Protection Method Based on Asymmetric Hash Tree

Cheng-jie

Gao

2014

2014 13th International Symposium on Distributed Computing and Applications to Business, Engineering and Science

View full text Add to dashboard Cite

Focus on this question of high verification overhead of hash tree memory protection scheme, this paper proposed a hash tree optimize method called AH-Tree. Utilizing the locality character of memory accessing, the memory is divided into two parts and an asymmetric hash tree (AH-Tree) is constructed. The advantage of AH-Tree is low average operation overhead. The analysis and experiment results proved that the proposed scheme has shorter average verification path and better verify efficiency than hash tree scheme. AH-Tree is a feasible memory integrity protection scheme.

show abstract

Section: Introductionmentioning

confidence: 99%

Memory Integrity Protection Method Based on Asymmetric Hash Tree

Cheng-jie

Gao

2014

2014 13th International Symposium on Distributed Computing and Applications to Business, Engineering and Science

View full text Add to dashboard Cite

show abstract

“…Hardware security, on the contrary, includes Secure Processor Architectures such as ABYSS [4], AEGIS [5], Arc3D [6,7], Hide [8] and XOM [9] assume only the processor chip as secure and all off-chip devices as untrustworthy. These architectures deploy hardware mechanisms like memory encryption to provide confidentiality and memory authentication [10] to ensure the integrity of the applications. Memory encryption encrypts the data before writ-ing and decrypts it after reading from the off-chip memory.…”

Section: Introductionmentioning

confidence: 99%

Virtualization based Secure Execution and Testing Framework

Kotikela¹,

Nimgaonkar²,

Gomathisankaran³

2012

Parallel and Distributed Computing and Systems

Self Cite

View full text Add to dashboard Cite

Computer security aims at protecting confidentiality, integrity, and availability of sensitive information that are processed, used, or stored by computing systems. Computer scientists working in the field of computer security have successfully designed and developed software and hardware mechanisms to provide security in modern day computing devices. As compared to hardware security mechanisms, software-only security mechanisms are easy to implement and patch. But software-only security mechanisms cannot ensure protection against hardware-based attacks, thus rendering them vulnerable to such attacks. Hardware mechanism such as secure architectures aim to root the trust of the security solution in the hardware architecture. These security architectures typically deploy security mechanisms like encryption/decryption to protect confidentiality and hashing to protect data integrity. Though the security provided by hardware secure architectures is reliably high, they require modifications to the processor micro-architecture. Any changes to the micro-architecture is an extremely costly and time consuming process. Also, testing these hardware secure architectures is difficult as it requires testing the complete system including hardware, software and applications. Recently, virtualization has emerged to be an efficient and cost effective technology that allows emulating hardware mechanisms. It also enables emulating new hardware features in a virtualized environment. This makes the task of testing security architectures efficient and easy. In this paper, we use a virtualization software to build a Virtualization Based Secure Execution and Testing Framework for testing hardware secure architectures. Our framework provides a mechanism to plug-in secure architectures and monitor or test the system behavior by performing attacks on it.

show abstract

“…Existing tree techniques include HASH trees, Parallelizable authentication (PAT) trees, and Temper evident counter (TEC)-tree [7]. However, implementing such integrity trees significantly increases runtime and memory overhead [37,73], making them infeasible for embedded systems with tight energy constraints. Therefore, runtime integrity checking has been identified as one of the leading open issues for trusted computing in mobile devices [39].…”

Section: Memory Authentication Schemesmentioning

confidence: 99%

Securing untrusted memories in embedded systems

Vig¹

View full text Add to dashboard Cite

Firstly, I would like to express my deepest gratitude to my advisor Dr. Lam Siew-Kei for his patience and continuous support during my doctoral thesis. All through my PhD, he has guided me at each step from delving deeper into technical issues, providing a high-level view of my research, to editing my manuscripts. My thesis would not have been the same without his supervision.Besides my advisor, I would like to sincerely thank Rohan Juneja, who has helped me to construct the way of my work and research efficiently. I would also like to express gratitude to Dr. Guiyuan Jiang for his continuous advice.Next, I would like to thank my friends at NTU -Nimisha, Kratika, and Tushar, who have always provided me guidance and helped me through all hurdles.Finally, I would like to thank my family: my grandparents, parents, and sister. They have always encouraged me and stood by me in whatever I pursue. Their affection and support for me, during my PhD and even otherwise in my life, is immeasurable. Special thanks to Vardhman, and Prerna, who have been like family to me these past four years in Singapore and have made this journey immensely memorable.

show abstract

Energy Efficient Memory Authentication Mechanism in Embedded Systems

Cited by 7 publications

References 29 publications

Memory Integrity Protection Method Based on Asymmetric Hash Tree

Memory Integrity Protection Method Based on Asymmetric Hash Tree

Virtualization based Secure Execution and Testing Framework

Securing untrusted memories in embedded systems

Contact Info

Product

Resources

About