2020
DOI: 10.1109/mvt.2020.2979719
|View full text |Cite
|
Sign up to set email alerts
|

Energy Efficiency of Multiple-Input, Multiple-Output Architectures: Future 60-GHz Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
9
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
4
2

Relationship

2
4

Authors

Journals

citations
Cited by 11 publications
(9 citation statements)
references
References 10 publications
0
9
0
Order By: Relevance
“…Among various possibilities, the HPD solution with such a distortion compensation circuitry has attracted increasing attention because of the capability to handle long-term MEs for the wideband waveforms. An in-depth analysis of [265] serves as a guiding principle to design energy-efficient baseband precoders at high frequencies such as MMW to optimize the intractable distortions of a broadband system.…”
Section: Hybrid Predistortionmentioning
confidence: 99%
“…Among various possibilities, the HPD solution with such a distortion compensation circuitry has attracted increasing attention because of the capability to handle long-term MEs for the wideband waveforms. An in-depth analysis of [265] serves as a guiding principle to design energy-efficient baseband precoders at high frequencies such as MMW to optimize the intractable distortions of a broadband system.…”
Section: Hybrid Predistortionmentioning
confidence: 99%
“…Furthermore, we consider a partially-connected hybrid system architecture, where only a group of antenna elements is controllable by an RF chain [14]. It is more energy efficient when compared to the fully-connected architecture in which each antenna is connected to a dedicated RF chain [15]. An example of the partially-connected architecture with four RF chains is depicted in Fig.…”
Section: System Modelmentioning
confidence: 99%
“…In the hybrid architecture, the analog power consumption is affected by the number of RF chains and antenna elements used at the BS and UE. Following the power consumption per analog component such as phased-locked loop, local oscillator, splitter/combiner, phase shifter and mixer provided in [15], we calculate the energy consumption by a UE and the multiple involved BSs during the association process for different beam training methods.…”
Section: Energy Consumptionmentioning
confidence: 99%
“…Moving to higher frequencies, at 60 GHz, HPC is the most energy-efficient architecture when there are a few users (less interference suppression needed) [11]. On the other hand, FD architecture is favorable when the number of users increases.…”
Section: Introductionmentioning
confidence: 99%