Enabling and Exploiting Partition-Level Parallelism (PALP) in Phase Change Memories

Abstract

Phase-change memory (PCM) devices have multiple banks to serve memory requests in parallel. Unfortunately, if two requests go to the same bank, they have to be served one after another, leading to lower system performance. We observe that a modern PCM bank is implemented as a collection of partitions that operate mostly independently while sharing a few global peripheral structures, which include the sense amplifiers (to read) and the write drivers (to write). Based on this observation, we propose PALP, a new mechanism that enables partition-level parallelism within each PCM bank, and exploits such parallelism by using the memory controller's access scheduling decisions. PALP consists of three new contributions. First, we introduce new PCM commands to enable parallelism in a bank's partitions in order to resolve the read-write bank conflicts, with no changes needed to PCM logic or its interface. Second, we propose simple circuit modifications that introduce a new operating mode for the write drivers, in addition to their default mode of serving write requests. When configured in this new mode, the write drivers can resolve the read-read bank conflicts, working jointly with the sense amplifiers. Finally, we propose a new access scheduling mechanism in PCM that improves performance by prioritizing those requests that exploit partition-level parallelism over other requests, including the long outstanding ones. While doing so, the memory controller also guarantees starvation-freedom and the PCM's running-average-power-limit (RAPL).We evaluate PALP with workloads from the MiBench and SPEC CPU2017 Benchmark suites. Our results show that PALP reduces average PCM access latency by 23%, and improves average system performance by 28% compared to the state-of-the-art approaches. CCS CONCEPTS• Computer systems organization → Architectures; • Hardware → Memory and dense storage.

Design Technology Co-Optimization for Neuromorphic Computing

“…The computer memory industry has thus far been primarily driven by the cost-per-bit metric, which provides the maximum capacity for a given manufacturing cost. As shown in recent works [19]- [24], [84], manufacturing cost can be estimated from the area overhead. To estimate the cost-per-bit of a neuromorphic core, we investigate the internal architecture of a crossbar and find that a neuron circuit can be designed using 20 transistors and a capacitor [85], while an NVM cell is a 1T-1R arrangement with a transistor used as an access device for the cell.…”

Architecting Optically-Controlled Phase Change Memory

“…Several works have proposed architectural and management policies to address the PCM challenges and have designed EPCM systems either as a standalone main memory, as part of hybrid DRAM-PCM systems or as a storage memory between DRAM and flash memory [6], [26], [34], [35], [37], [40], [46], [47], [69], [71], [72], [83], [85], [95], [98]. Most of these efforts have focused on addressing the long write latency and high write energy.…”

Endurance-Aware Mapping of Spiking Neural Networks to Neuromorphic Hardware

“…1 This is illustrated in Figure 1c, 1. Beside neuromorphic computing, some of these memristor technologies are also used as main memory in conventional computers to improve performance and energy efficiency [36]- [40].…”