2014
DOI: 10.1049/iet-com.2013.1122
|View full text |Cite
|
Sign up to set email alerts
|

Emulation of multistage interconnection networks by fibre memory

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2016
2016

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 18 publications
0
1
0
Order By: Relevance
“…the 2 × 2 thermal‐optical multiplexer [11, 12]. The time‐multiplexed operation of this fibre memory is shown in [13] to emulate the (2 n − 1)‐stage 2 n × 2 n Benes network [14], which is a well‐known rearrangeable network consisting of purely 2 × 2 nodes and can be obtained by recursive application of 3‐stage interconnection [15]. The theoretical underpinning of the TSI construction in [1] is that 3‐stage interconnection preserves non‐blocking switching properties by constructing a large non‐blocking switch from small ones at nodes.…”
Section: Introductionmentioning
confidence: 99%
“…the 2 × 2 thermal‐optical multiplexer [11, 12]. The time‐multiplexed operation of this fibre memory is shown in [13] to emulate the (2 n − 1)‐stage 2 n × 2 n Benes network [14], which is a well‐known rearrangeable network consisting of purely 2 × 2 nodes and can be obtained by recursive application of 3‐stage interconnection [15]. The theoretical underpinning of the TSI construction in [1] is that 3‐stage interconnection preserves non‐blocking switching properties by constructing a large non‐blocking switch from small ones at nodes.…”
Section: Introductionmentioning
confidence: 99%