Proceedings of the 2016 Design, Automation &Amp; Test in Europe Conference &Amp; Exhibition (DATE) 2016
DOI: 10.3850/9783981537079_0776
|View full text |Cite
|
Sign up to set email alerts
|

Electrothermal Simulation of Bonding Wire Degradation under Uncertain Geometries

Abstract: Abstract-In this paper, electrothermal field phenomena in electronic components are considered. This coupling is tackled by multiphysical field simulations using the Finite Integration Technique (FIT). In particular, the design of bonding wires with respect to thermal degradation is investigated. Instead of resolving the wires by the computational grid, lumped element representations are introduced as point-to-point connections in the spatially distributed model. Fabrication tolerances lead to uncertainties of… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
19
0

Year Published

2016
2016
2021
2021

Publication Types

Select...
3
2
2

Relationship

4
3

Authors

Journals

citations
Cited by 11 publications
(19 citation statements)
references
References 9 publications
0
19
0
Order By: Relevance
“…Neglecting aging effects, the uncertain quantities y are modeled to be the relative change of the bond wire lengths. Therefore, we are assuming that the diameter of a wire is precisely controlled by the manufacturing process and a wire's geometry is only subject to an uncertain length l i = l i,0 /(1 − y i ), with a deterministic length l i,0 [2].…”
Section: Simulation Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Neglecting aging effects, the uncertain quantities y are modeled to be the relative change of the bond wire lengths. Therefore, we are assuming that the diameter of a wire is precisely controlled by the manufacturing process and a wire's geometry is only subject to an uncertain length l i = l i,0 /(1 − y i ), with a deterministic length l i,0 [2].…”
Section: Simulation Resultsmentioning
confidence: 99%
“…The here used setting for the simulation of the microelectronic chip package has been presented in [2]. In this paper, for simplicity and as shown in Fig.…”
Section: Numerical Settingmentioning
confidence: 99%
“…Again, at early stages, a very simple model could be useful. Lumped inductances with estimated values based on expected lengths of bondwires [3] and leads are added to the testbench. Later, it can be extended with estimates of mutual inductances and capacitances, based on previous designs or simple models.…”
Section: Testbench Model Of the Integrated Circuitmentioning
confidence: 99%
“…2 Ernst-Moritz-Arndt-Universität Greifswald, Greifswald, Germany. 3 NXP Semiconductors, Eindhoven, The Netherlands.…”
Section: Availability Of Data and Materialsmentioning
confidence: 99%
“…8 is considered. Here, the same setting as in [19] is chosen. However, only one bonding wire connects one of the contacts to the chip.…”
Section: B Chip Packagementioning
confidence: 99%