2014 IEEE 64th Electronic Components and Technology Conference (ECTC) 2014
DOI: 10.1109/ectc.2014.6897266
|View full text |Cite
|
Sign up to set email alerts
|

Electromigration for advanced Cu interconnect and the challenges with reduced pitch bumps

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
7
0

Year Published

2015
2015
2020
2020

Publication Types

Select...
3
3
2

Relationship

0
8

Authors

Journals

citations
Cited by 16 publications
(7 citation statements)
references
References 9 publications
0
7
0
Order By: Relevance
“…This increase of the local current density is known as the current crowding. The current crowding effect leads to a local temperature rise around the void due to joule heating [16] that further accelerates the void growth and the whole process continues till the void is large enough to break the line and the process is shown in Figure 5.…”
Section: Em Failure Mechanismsmentioning
confidence: 99%
See 1 more Smart Citation
“…This increase of the local current density is known as the current crowding. The current crowding effect leads to a local temperature rise around the void due to joule heating [16] that further accelerates the void growth and the whole process continues till the void is large enough to break the line and the process is shown in Figure 5.…”
Section: Em Failure Mechanismsmentioning
confidence: 99%
“…As a result voids will be formed on some parts of the interconnection [14] and hillock due to the accumulation of the metal atoms will be formed on different parts of the interconnection [5]. The presence of voids will increase the resistance [15] [16] of the interconnection or even open, while increased mechanical stress may result in dielectric fractures and leakage between adjacent interconnects in Figure 3 and Figure 4. On the other hand, the presence of hillock will cause short circuit between the adjacent interconnections if the hillock is developed side-way, and short circuit between the different levels of interconnections if it is developed vertically and punch through the inter-metal dielectric.…”
Section: Introductionmentioning
confidence: 99%
“…In recent years, thermal compression bonding has been preferred for pitch below 40 µm since reflow and placement accuracy are deemed inadequate for such fine pitch [7][8]. In this study, we focused on thermal compression bonding (TCB) to address technology requirements for the current and future processors and logic devices.…”
Section: Introductionmentioning
confidence: 99%
“…Lower current density also helps improve electro-migration at the solder interface. Further implementation of bump-on-trace (BOT) or bump-on-lead (BOL) or bump-on-package (BOP) as referred in the literature [6][7][8] is expected to significantly increase the interconnect density on the substrate leading to lower number of substrate layers, therefore reduce the package thickness and fabrication cost while simultaneously achieve the smallest form factors in all three dimensions.…”
Section: Introductionmentioning
confidence: 99%
“…Although various criterions may lead to wide variation in results, packaging reliability tests with different criterions were found from the literatures and the industrial standards. For example, the failure criterions for direct current electrical reliability measurement used in a single conference included relative resistance change at 5% [1], 10% [2][3][4][5][6], 15% [7,8], 20% [3,[9][10][11], or a resistance threshold [12]. After reviewing typical TSV reliability paper, it was interesting to note that a large variety of criterions were used in the literatures [13][14][15][16][17][18][19][20][21].…”
Section: Introductionmentioning
confidence: 99%