2008
DOI: 10.1002/cta.492
|View full text |Cite
|
Sign up to set email alerts
|

Efficient numerical modeling of random rough surface effects in interconnect resistance extraction

Abstract: SUMMARYOwing to the decreasing skin depth in high-speed analog and digital circuits, surface roughness is playing an increasingly important role in interconnect parasitic extraction. However, the random nature of surface roughness and the complicated electromagnetic behavior baffle satisfactory solutions to the extraction exercise. This paper utilizes a numerically formulated effective conductivity as an efficient measure of the rough surface effects in the resistance extraction to avoid the global discretizat… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2012
2012
2015
2015

Publication Types

Select...
4

Relationship

2
2

Authors

Journals

citations
Cited by 4 publications
(3 citation statements)
references
References 26 publications
(38 reference statements)
0
3
0
Order By: Relevance
“…This is due to the systematic pattern or spatial effects (metal density, width, and space) [14]. Variations in the interconnects resistance and capacitance cause the signal received to be delayed or attenuated [32]. Finally, variations in V th , L g , and T ox of the receiver will affect the receiver resistive and capacitive loads, which in turn affect the signal received.…”
Section: Interconnect Modelmentioning
confidence: 97%
“…This is due to the systematic pattern or spatial effects (metal density, width, and space) [14]. Variations in the interconnects resistance and capacitance cause the signal received to be delayed or attenuated [32]. Finally, variations in V th , L g , and T ox of the receiver will affect the receiver resistive and capacitive loads, which in turn affect the signal received.…”
Section: Interconnect Modelmentioning
confidence: 97%
“…In high-speed circuit design, time-delay phenomena frequently appear due to the propagation delays, for instance, caused by the transmission lines in circuit packaging and printed circuit board (PCB) design [1][2][3][4][5]. In many cases of packaging and PCB design/optimization, propagation delay can dominate circuit performance, whereby attenuation effects caused by transmission lines are negligible, and the transmission lines can be regarded as lossless.…”
Section: Introductionmentioning
confidence: 99%
“…However, direct simulation of the original high or even infinite order models is very difficult and sometimes prohibitive due to unmanageable levels of storage, high computational cost and long computation time. Therefore, model order reduction (MOR) , which replaces the original complex and high-order system by a reduced-order model (ROM), plays an important role in many areas of engineering, e.g., transmission lines in circuit packaging [31,38], PCB (printed circuit board) design [11,48,58] and networked control systems [18,28]. The obvious advantages of MOR include that the use of ROMs results in not only considerable savings in storage and computational time, but also fast simulation and verification leading to shortened design cycle [2,3,5,12,15,26,33,34,36,52,59].…”
Section: Introductionmentioning
confidence: 99%