2018
DOI: 10.1007/978-3-319-78890-6_47
|View full text |Cite
|
Sign up to set email alerts
|

Efficient Multitasking on FPGA Using HDL-Based Checkpointing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 16 publications
0
1
0
Order By: Relevance
“…As an important remark, note that the above low-level mechanism can enable a full range of scenarios in addition to preemption. It can also be useful for supporting process migration across different implementations, as an underlying mechanism for reliability, or for checkpointing of long or critical FPGA tasks [15]. We thus plan to fully integrate the flow with the software layers in the MPSoC and make the low-level mechanisms accessible to, and controlled by the operating system/hypervisor.…”
Section: Fpga Managementmentioning
confidence: 99%
“…As an important remark, note that the above low-level mechanism can enable a full range of scenarios in addition to preemption. It can also be useful for supporting process migration across different implementations, as an underlying mechanism for reliability, or for checkpointing of long or critical FPGA tasks [15]. We thus plan to fully integrate the flow with the software layers in the MPSoC and make the low-level mechanisms accessible to, and controlled by the operating system/hypervisor.…”
Section: Fpga Managementmentioning
confidence: 99%