Advanced Photonics for Communications 2014
DOI: 10.1364/iprsn.2014.it2a.1
|View full text |Cite
|
Sign up to set email alerts
|

Efficient metal grating coupler for membrane-based integrated photonics

Abstract: This paper reports the progress on the fabrication process of highly efficient metal grating couplers for membrane-based integrated circuits, using double side processing technology on bonded samples. This type of gratings comprises a buried SiO 2 /Ag grating of 125nm thickness with a silver layer as metal mirror, and has several advantages over dielectric gratings as metallic gratings are independent from the buffer thickness. We predict a theoretical chip-to-fiber coupling efficiency of 74% and 89% for unifo… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2017
2017

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…In addition, achieving low-resistance electrical contact is also a nontrivial issue for such an ultra-small laser integrated on a narrow waveguide. While the previously-demonstrated isolated lasers usually employ large-area electrical contact on the bottom InP substrate for electrical pumping, 23,24) such configuration is not possible when integrating the cavity on a narrow silicon-on-insulator (SOI) waveguide. The top surface of the SOI waveguide would be the only available region to place the p-contact, which raises significant challenge in device fabrication.…”
Section: Introductionmentioning
confidence: 99%
“…In addition, achieving low-resistance electrical contact is also a nontrivial issue for such an ultra-small laser integrated on a narrow waveguide. While the previously-demonstrated isolated lasers usually employ large-area electrical contact on the bottom InP substrate for electrical pumping, 23,24) such configuration is not possible when integrating the cavity on a narrow silicon-on-insulator (SOI) waveguide. The top surface of the SOI waveguide would be the only available region to place the p-contact, which raises significant challenge in device fabrication.…”
Section: Introductionmentioning
confidence: 99%