Efficient Implementation on Low-Cost SoC-FPGAs of TLSv1.2 Protocol with ECC_AES Support for Secure IoT Coordinators

Abstract

Security management for IoT applications is a critical research field, especially when taking into account the performance variation over the very different IoT devices. In this paper, we present high-performance client/server coordinators on low-cost SoC-FPGA devices for secure IoT data collection. Security is ensured by using the Transport Layer Security (TLS) protocol based on the TLS_ECDHE_ECDSA_WITH_AES_128_CBC_SHA256 cipher suite. The hardware architecture of the proposed coordinators is based on SW/HW co-design, implementing within the hardware accelerator core Elliptic Curve Scalar Multiplication (ECSM), which is the core operation of Elliptic Curve Cryptosystems (ECC). Meanwhile, the control of the overall TLS scheme is performed in software by an ARM Cortex-A9 microprocessor. In fact, the implementation of the ECC accelerator core around an ARM microprocessor allows not only the improvement of ECSM execution but also the performance enhancement of the overall cryptosystem. The integration of the ARM processor enables to exploit the possibility of embedded Linux features for high system flexibility. As a result, the proposed ECC accelerator requires limited area, with only 3395 LUTs on the Zynq device used to perform high-speed, 233-bit ECSMs in 413 µs, with a 50 MHz clock. Moreover, the generation of a 384-bit TLS handshake secret key between client and server coordinators requires 67.5 ms on a low cost Zynq 7Z007S device.

Real Time FPGA Implementation of a High Speed for Video Encryption and Decryption System with High Level Synthesis Tools

“…Reference [20] developed a customizable encryption system that allowed users to choose their preferred encryption method from a range of options specified in the FPGA configuration file, hence enhancing the flexibility of the system. Reference [21] suggested a hybrid protocol architecture for Short Message Services (SMS) that incorporates AES and Rivest Cipher 4 (RC4) algorithms to enhance the security of smart houses. This solution offered secure communication in the IoT context, ensuring confidentiality and randomness.…”

OAuth 2.0-based authentication solution for FPGA-enabled cloud computing

“…Let's set 𝑡 𝐴−𝐵 (𝑛𝑒𝑡 .) to 30ms and use the delay time of [12] in Table 1 for a standard TLS handshake (67.5 ms without network latencies). We have 3 Client-authenticated TLS handshakes in Eq.…”

FPGA-Based Architecture for Sensing Power Consumption on Parabolic and Trapezoidal Motion Profiles

“…The maximum value is presented at the point where the acceleration line intersects the abscissa axis. For this reason, to evaluate this function in T 2 the maximum velocity is obtained as Equation (4). Finally, the angular position function is calculated as in Equation 5.…”

“…The statement takes into account the advantages of using the FPGA as a controller. For example, FPGAs are flexible devices that have the ability of reconfigurable parallel processing [4,5] and, it is precisely the aforementioned aspect that allows the realization of a system of logical operations in parallel, which considerably reduces the computation time [6]. Finally, the FPGA has a comparatively simpler design cycle to be managed and requires less manual intervention [7,8].…”