Efficient Hardware Implementation of Large Field-Size Elliptic Curve Cryptographic Processor

Lee, Chiou-Yng; Zeghid, Medien; Sghaier, Anissa; Ahmed, Hassan Yousif; Xie, Jiafeng

doi:10.1109/access.2022.3141104

Cited by 8 publications

(2 citation statements)

References 40 publications

(73 reference statements)

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In comparison to [20], which has the lowest area implementation over GF (2 409 ), our design saves 9.52% of FPGA slices and shows 8% efficiency improvement. As compared to [11,17] our design saves 41.69% and 63.9% of FPGA slices and shows 30% and 35% efficiency improvement, respectively. Moreover, our design implemented on Virtex 5 and Virtex 6 outperforms [10,12,33] in terms of efficiency.…”

Section: Implementation Results Over Gf(2 409 )mentioning

confidence: 89%

See 1 more Smart Citation

Power/Area-Efficient ECC Processor Implementation for Resource-Constrained Devices

Zeghid,

Sghaier,

Ahmed

et al. 2023

Electronics

Self Cite

View full text Add to dashboard Cite

The use of resource-constrained devices is rising nowadays, and these devices mostly operate with sensitive data. Consequently, security is a key issue for these devices. In this paper, we propose a compact ECC (elliptic curve cryptography) architecture for resource-constrained devices based on López–Dahab (LD) projective point arithmetic operations on GF(2m). To achieve an efficient area-power hardware ECC implementation, an efficient digit-serial multiplier is developed. The proposed multiplier is built on a Bivariate Polynomial Basis representation and a modified Radix-n Interleaved Multiplication (mRnIM) method (for area and power complexities reduction). Furthermore, the LD-Montgomery point multiplication algorithm is adjusted for accurate scheduling in the compact ECC architecture to eliminate data reliance and improve signal management. Meanwhile, the area complexity is reduced by reuse of resources, and clock gating and asynchronous counter are exploited to reduce the power consumption. Finally, the proposed compact ECC architecture is implemented over GF(2m) (m = 163, 233, 283, 409, and 571) on Xilinx FPGAs’ (Field-Programmable Gate Array) Virtex 5, Virtex 6, and Virtex 7, showing that the efficiency of this design outperforms to date when compared to reported works individually. It utilizes less area and consumes low power. The FPGA results clearly demonstrate that the proposed ECC architecture is appropriate for constraint-resources devices.

show abstract

Section: Implementation Results Over Gf(2 409 )mentioning

confidence: 89%

“…However, our design is 3.54% faster than [20] and shows 3% efficiency improvement. As compared to [11,14,17,21], our design saves 55.6%, 88.5%, 66.77%, and 58.25% of FPGA slices and shows 52%, 79%, 47%, and 10% efficiency improvement respectively.…”

Section: Implementation Results Over Gf(2 571 )mentioning

confidence: 92%