2010
DOI: 10.1007/s11554-010-0173-6
|View full text |Cite
|
Sign up to set email alerts
|

Efficient FPGA implementation of homodyne-based time-of-flight range imaging

Abstract: Time-of-flight range imaging systems illuminate a scene with an amplitude-modulated light source, the light is reflected from objects in the scene, and measurement of the phase of the modulation envelope is performed to determine the object's distance. As the image sensor is capable of performing this task for every pixel simultaneously, acquisition of the entire scene can be performed at rapid (video) update rates, making the technology ideal for real-time applications. In this paper we present an efficient r… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
9
0

Year Published

2011
2011
2024
2024

Publication Types

Select...
6
1
1

Relationship

1
7

Authors

Journals

citations
Cited by 17 publications
(9 citation statements)
references
References 16 publications
0
9
0
Order By: Relevance
“…B. Hong et al [4] proposed a DMD, CMOS sensor and FPGA on a single board with capturing speed of 500 Hz and range information frame rate of 17 Hz. An efficient algorithm for determining phase using the CORDIC function is implemented by A. Peter et al [5] in a time of flight range imaging system. CORDIC arctangent unit for a 3D camera system with four phase shifted patterns implantation of FPGA is used by S. Bellis and W. Marnane [6].…”
Section: Fpga Based Pattern Generation and Synchronization For High Smentioning
confidence: 99%
“…B. Hong et al [4] proposed a DMD, CMOS sensor and FPGA on a single board with capturing speed of 500 Hz and range information frame rate of 17 Hz. An efficient algorithm for determining phase using the CORDIC function is implemented by A. Peter et al [5] in a time of flight range imaging system. CORDIC arctangent unit for a 3D camera system with four phase shifted patterns implantation of FPGA is used by S. Bellis and W. Marnane [6].…”
Section: Fpga Based Pattern Generation and Synchronization For High Smentioning
confidence: 99%
“…A major advantage of such standard QLD approach is its immunity to the phase difference between the modulation at the source and the observer 19 20 . The need for frequent phase determination that becomes necessary when the modulation has phase jumps, or in the presence of relative motion between source and observer, is now eliminated, making lock-in detection less cumbersome and more reliable.…”
Section: Quadrature Lock-in Discriminationmentioning
confidence: 99%
“…The accumulator is used to store the accumulated real and imaginary terms (up to 16 bits each) for each pixel needed to calculate the phase [20]. Hence for a 1 Mpixel image this would require 4 MB.…”
Section: Fpga Boardmentioning
confidence: 99%