2022
DOI: 10.1109/tcsii.2022.3191670
|View full text |Cite
|
Sign up to set email alerts
|

Efficient Compression Methods for Wire-Spread-Based Stochastic Computing Deep Neural Networks

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 11 publications
0
1
0
Order By: Relevance
“…Numerous works exist to lower SNG resource usage [ 9 – 15 ]. SNG is even being eliminated with wire spreading design [ 16 , 17 ], but it is unsuitable for FPGA. Interestingly, the digital multiplexer (MUX) could be repurposed for SNG [ 18 – 21 ], and [ 22 ] successfully upscaled the FPGA-friendly MUX to function as SNG via the weighted binary converter (WBC), reducing the SNG’s bottlenecking in FPGA as opposed to the former weighted binary generator (WBG) (in Fig.…”
Section: Introductionmentioning
confidence: 99%
“…Numerous works exist to lower SNG resource usage [ 9 – 15 ]. SNG is even being eliminated with wire spreading design [ 16 , 17 ], but it is unsuitable for FPGA. Interestingly, the digital multiplexer (MUX) could be repurposed for SNG [ 18 – 21 ], and [ 22 ] successfully upscaled the FPGA-friendly MUX to function as SNG via the weighted binary converter (WBC), reducing the SNG’s bottlenecking in FPGA as opposed to the former weighted binary generator (WBG) (in Fig.…”
Section: Introductionmentioning
confidence: 99%