Efficient CMOS driver-receiver pair with low-swing signaling for on-chip interconnects

Abstract

This paper describes the design of a symmetric low-swing driver-receiver pair (mj-sib) for driving signals on the global interconnect lines. When implemented on a 0.13µm CMOS 1.2V technology, mj-sib scheme reduces energy-delay product by 41.7% (at the receiver load of 0.25pF) and has 38.8% lower delay when compared with a counterpart asymmetric low-swing signaling scheme. Also, mj-sib topology has 14.2% lower energy-delay product and has 36% lower active area (50.25µm 2 ) when compared with other symmetric low-swing signaling structure. The key advantages of the proposed signaling scheme is that it requires only one power supply and threshold voltage, hence significantly reducing the design complexity.

Bootstrapped Adiabatic Complementary Pass-Transistor Logic Driver Circuit for Large Capacitive Load and Low-energy Applications

“…Several fast drivers for large capacitive loads have been reported [1]- [15]. One way to improve energy efficiency is the use of low supply voltage [1]- [3].…”

CMOS Adiabatic Driver with Bootstrap Technique for Driving Large Capacitive Loads

“…Several fast drivers for large capacitive loads have been reported [1]- [13]. One way to improve energy efficiency is the use of low supply voltage [1]- [3]. However, inevitably this results in the performance loss.…”

High performance clocked CMOS adiabatic inverter driver with single stage data input

“…Several fast drivers for large capacitive loads have been reported [1]- [14]. One way to improve energy efficiency is the use of low supply voltage [1]- [3]. However, inevitably this results in the performance loss.…”