2019
DOI: 10.1007/s12633-019-00206-5
|View full text |Cite
|
Sign up to set email alerts
|

Effect of Temperature on Reliability Issues of Ferroelectric Dopant Segregated Schottky Barrier Tunnel Field Effect Transistor (Fe DS-SBTFET)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 11 publications
(4 citation statements)
references
References 28 publications
0
4
0
Order By: Relevance
“…In today's communication systems, linearity is critical. High linearity of the device with minimal signal degradation is ensured by lower values of higher order harmonics and intermodulation at the output [36]. Linear parameters having high value shows lesser distortion at the output of the amplifier.…”
Section: Linearity Parameters Analysismentioning
confidence: 99%
“…In today's communication systems, linearity is critical. High linearity of the device with minimal signal degradation is ensured by lower values of higher order harmonics and intermodulation at the output [36]. Linear parameters having high value shows lesser distortion at the output of the amplifier.…”
Section: Linearity Parameters Analysismentioning
confidence: 99%
“…Device structure consists of two isolated gates separated from each other by 5 nm, named as control gate (CG) and polarity gate (PG). To convert the N+N+N+ substrate region into the N+IP+ region, metals with work functions 4.3 eV (aluminium) and 5.93 eV (platinum) are used for the electrodes of CG and PG, respectively, which results into the formation of a JL‐TFET [5, 22–29]. Also, to improve the reliability of the JL‐TFET, stack of gate oxide (SiO2+HfO2false) has been used instead of single layer of SiO2 [22].…”
Section: Device Structure and Simulation Setupmentioning
confidence: 99%
“…A ferroelectric SB tunnel FET (Fe SB-TFET) with a highly doped pocket at the source/drain and channel interface and gate–drain underlap reduce tunneling barrier width at the source side SB, resulting in improved device performance with low subthreshold swing (SS), reduced ambipolar current and high I ON /I OFF [ 6 ]. Investigation of temperature’s effect on reliability issues of ferroelectric DS SB TFET reveals that the presence of a ferroelectric layer and the resulting negative capacitance effect increases the ON current, achieves highest I ON /I OFF ratio and reduces the SS to 23 mV/dec at 300 K [ 21 ]. Silicon on insulator SB-MOSFET (SOI SB-MOSFET) with source extension (SE) and with source drain extension (SDE) significantly reduces drain-induced barrier tunneling and produces higher I ON /I OFF and lower subthreshold swing (SS) than SOI SB-MOSFET [ 22 ].…”
Section: Introductionmentioning
confidence: 99%