2013
DOI: 10.1016/j.conbuildmat.2013.03.060
|View full text |Cite
|
Sign up to set email alerts
|

Effect of aggregate surface properties on chip seal retention performance

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
4
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 21 publications
(4 citation statements)
references
References 3 publications
0
4
0
Order By: Relevance
“…The curing time is determined on the basis of the 10% limit ( 23 ). Later on, this test method has also been utilized (with modifications) by several researchers to investigate the effect of several other variables on performance characteristics of chip seals using the 10% limit ( 25 30 ). However, such limit was not necessarily applicable to the HWT device abrasion test.…”
Section: Establishment Of Minimum Percent Embedment Limit Based On Chip Seal Aggregate Lossmentioning
confidence: 99%
“…The curing time is determined on the basis of the 10% limit ( 23 ). Later on, this test method has also been utilized (with modifications) by several researchers to investigate the effect of several other variables on performance characteristics of chip seals using the 10% limit ( 25 30 ). However, such limit was not necessarily applicable to the HWT device abrasion test.…”
Section: Establishment Of Minimum Percent Embedment Limit Based On Chip Seal Aggregate Lossmentioning
confidence: 99%
“…Aggregate loss rate ð%Þ = N T,aggregate − N R,aggregate N T,aggregate × 100 (1) where: N T,aggregate and N R,aggregate = the number of aggregates on the chip-seal specimen before and after the test, respectively.…”
Section: Plate Impact Testmentioning
confidence: 99%
“…This treatment is formed by spreading well-graded aggregate over an asphalt-binder membrane as a thin wearing course. The unique advantages of chip seal compared to other types of pavement surface treatment include its low initial cost and rapid construction [1,2]. However, issues such as aggregate loss, low-temperature cracking, and bleeding are still frequently observed with the increasing application of chip seal in China [3][4][5].…”
Section: Introductionmentioning
confidence: 99%
“…Raveling performance of chip seal can be quantified using different methods. Two commonly used approaches include calculating the percentage of aggregate weight loss after testing ( 15 , 16 ), and measuring macrotexture loss. Macrotexture loss is considered to be the most relevant indicator for evaluating raveling in chip seal.…”
mentioning
confidence: 99%