2020
DOI: 10.1007/s11227-020-03281-3
|View full text |Cite
|
Sign up to set email alerts
|

Dynamic scheduling of task graphs in multi-FPGA systems using critical path

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
4
0

Year Published

2020
2020
2023
2023

Publication Types

Select...
8

Relationship

1
7

Authors

Journals

citations
Cited by 10 publications
(4 citation statements)
references
References 31 publications
0
4
0
Order By: Relevance
“…Moreover, hardware-application matching can serve as an enabler for simultaneous execution of small tasks by assigning portions of available hardware to each task [35]. In multi-FPGA environments, dynamic scheduling assigns priority to tasks in diferent steps to achieve optimal makespans [41].…”
Section: Virtualization Of the Reconfigurable Optical Computer (Roc)mentioning
confidence: 99%
“…Moreover, hardware-application matching can serve as an enabler for simultaneous execution of small tasks by assigning portions of available hardware to each task [35]. In multi-FPGA environments, dynamic scheduling assigns priority to tasks in diferent steps to achieve optimal makespans [41].…”
Section: Virtualization Of the Reconfigurable Optical Computer (Roc)mentioning
confidence: 99%
“…The cluster scheduling can increase processor utilization; reduce scheduling and other overheads by controlling the size of the cluster. Different types of clusters can be form based on high and low utilization of tasks 43 . Another flexibility offered by the clustering is to create a cluster with different resource capabilities.…”
Section: Related Workmentioning
confidence: 99%
“…Typically, in modern FPGAs, a single basic element is not the minimum addressable segment of the device that can be reconfigured separately. Instead, a set of them must be reconfigured at the same time, which in this paper is referred to as the CLB group [24]. Thus, the target SRAM-based FPGA 𝑆𝐹 is modeled as:…”
Section: B) Partially Run-time Reconfigurable Fpga Modelmentioning
confidence: 99%