Driving a capacitive load without dissipating fCV/sup 2/

Svensson, Lars; Koller, Jeff

doi:10.1109/lpe.1994.573220

Cited by 94 publications

(78 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…A switched capacitor circuit, whose terminals are connected between ground and the switching transistor, has been proposed for adiabatic logic [3,4,5]. However, it takes a long time to create a step waveform because the voltage of the tank capacitor is usually zero at the start time.…”

Section: Introductionmentioning

confidence: 99%

Stability of adiabatic reversible charging using 1D-capacitor array between the power supply and ground

Nakata

2007

IEICE Electron. Express

View full text Add to dashboard Cite

Abstract:The stability of a new adiabatic stepwise charging circuit is discussed. Tank capacitors are connected in series between the power supply and ground. This circuit features immediate operation using a stepwise waveform, even if the tank-capacitor value is considerably larger than the load capacitance. This immediate operation is possible because stepwise voltage is formed immediately due to the voltage division by series capacitances. For the analytical discussion, we derive a voltage equation that connects the initial state and the final state after the charge-recycling process. It is proved that the eigen value of the matrix is smaller than 1. Therefore, a step waveform is spontaneously generated after many charge-recycling processes. Keywords: adiabatic reversible charging, charge recycling, 1D-array tank capacitor, stability Classification: Integrated circuits References[1] S. Nakata, "Observation of Coulomb-blockade oscillations by the back gate with subattofarad mutual capacitance," Phys.

show abstract

Section: Introductionmentioning

confidence: 99%

Stability of adiabatic reversible charging using 1D-capacitor array between the power supply and ground

Nakata

2007

IEICE Electron. Express

View full text Add to dashboard Cite

show abstract

“…6 it can also be observed that if we use the CT/CL ratio of 270, 300 and 750 as used in the references [18], [19]- [20] and [21] respectively there will not be any significant improvement in the energy recovery. Energy performance of adiabatic circuits is additionally a function of ramping time.…”

Section: A Energy Recovery Vs Ct/cl Ratio (For Fixed CL and Varyingmentioning

confidence: 95%

“…To produce approximately constant current charging/discharging, the power-clock should ideally be a voltage ramp which rises and falls linearly. Such a ramp can be approximated using resonant inductor circuits [14]- [17] and step charging circuits [18], [19]. The use of inductors presents a problem with on-chip integration; therefore, step charging circuits suggest a more promising solution.…”

Section: Introductionmentioning

confidence: 99%

Energy efficiency of 2-step charging power-clock for adiabatic logic

Raghav

Bartlett

Kale

2016

2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS)

View full text Add to dashboard Cite

obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.The WestminsterResearch online digital archive at the University of Westminster aims to make the research output of the University available to a wider audience. Copyright and Moral Rights remain with the authors and/or copyright owners.Whilst further distribution of specific materials from within this archive is forbidden, you may freely distribute the URL of WestminsterResearch: ((http://westminsterresearch.wmin.ac.uk/).In case of abuse or copyright appearing without permission e-mail repository@westminster.ac.uk Abstract-The generation of power-clocks in adiabatic integrated circuits is investigated. Specifically, we consider the energy efficiency of a 2-step charging strategy based on a single tank-capacitor circuit. We have investigated the impact of various parameters such as tank-capacitance to load capacitance ratio, ramping time, transistors sizing and power supply voltage scaling on energy recovery achievable in the 2-step charging circuit. We show that energy recovery achievable depends on the tank-capacitor and load capacitor size concluding that tankcapacitance (CT) versus load capacitance (CL) is the significant parameter. We also show that the energy performance depends on the ramping time and improves for higher ramping times (lower frequencies). Energy recovery also improves if the transistors sizes in the step charging circuit are sized at their minimum dimensions. Lastly, we show that energy recovery decreases as the power supply voltage is scaled down. Specifically, the decrease in the energy recovery with decreasing power supply is significant for lower ramping times (higher frequencies). We propose that a CT/CL ratio of 10, keeping the width of the transistors in the step charging circuit minimum, can be chosen as a convenient 'rule-of-thumb' in practical designs.

show abstract

“…A charge recycling regenerator with a switched capacitor circuit is one of the most promising solutions and has been researched for adiabatic logic [1,2,3,4]. In a previous article [5], we proposed a switched capacitor circuit with advanced series capacitors and showed by SPICE that the tank capacitor voltage converges to the step voltage spontaneously when the initial voltages are larger than or equal to zero.…”

Section: Introductionmentioning

confidence: 99%

Stable adiabatic circuit using advanced series capacitors and time variation of energy dissipation

Nakata

Mutoh

Makino

et al. 2010

IEICE Electron. Express

View full text Add to dashboard Cite

Abstract:We discuss the stability of an adiabatic stepwise-charging circuit with advanced series capacitors, which is effective for the reduction of the applied voltage to each capacitor. SPICE simulation shows that this circuit is stable even if the initial voltages are lower than zero. For the analytical discussion, we derive a matrix that connects charge and voltage in the circuit and show that the matrix is a positive-definite symmetric one. Therefore, the step voltage is generated spontaneously. We also derive energy dissipation analytically using tank capacitor voltage. Using this formula and SPICE simulation, we clarify that energy dissipation decreases monotonically as a function of time and finally reaches the minimum value.

show abstract

Driving a capacitive load without dissipating fCV/sup 2/

Cited by 94 publications

References 0 publications

Stability of adiabatic reversible charging using 1D-capacitor array between the power supply and ground

Stability of adiabatic reversible charging using 1D-capacitor array between the power supply and ground

Energy efficiency of 2-step charging power-clock for adiabatic logic

Stable adiabatic circuit using advanced series capacitors and time variation of energy dissipation

Contact Info

Product

Resources

About