2004
DOI: 10.1023/b:jett.0000029462.95693.9e
|View full text |Cite
|
Sign up to set email alerts
|

Distributed Diagnosis of Interconnections in SoC and MCM Designs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 33 publications
0
1
0
Order By: Relevance
“…Research presents a novel technique to accelerate the functional verification process of DDR subsystems within System-on-Chip designs [7], [8] By introducing advanced verification methodologies and automation, the proposed method significantly reduces the time and effort required to ensure the correctness and robustness of DDR subsystems. This focuses on designing a DDR controller optimized for minimal delay and access time [9], [10].…”
Section: Literature Reviewmentioning
confidence: 99%
“…Research presents a novel technique to accelerate the functional verification process of DDR subsystems within System-on-Chip designs [7], [8] By introducing advanced verification methodologies and automation, the proposed method significantly reduces the time and effort required to ensure the correctness and robustness of DDR subsystems. This focuses on designing a DDR controller optimized for minimal delay and access time [9], [10].…”
Section: Literature Reviewmentioning
confidence: 99%