The data transfer rate of the non-cooperate receiver is demanded very high. This paper uses the Xilinx Virtex-6 Series board as the hardware platform to transfer data received and through the front-end processing to the PC, and verifies the modulation pattern recognition algorithms. In order to meet the design requirements, we selected PCI Express bus. This paper describes the high-speed interface design, including DMA module design, the driver and the like. After the experiment, the data rate of the system can reach 1633GB/s, fully meet the design requirements.
KEYWORD
Verification platform; PCIE; DMA
GENERAL INSTRUCTIONSNon-cooperative communication has broad application prospects in the field of electronic countermeasure, communication information interception, civil communication monitoring, spectrum management, etc.. For receiver terminal, the modulation mode adopted by the sending terminal is unknown, the modulation parameter estimation becomes the premise of the correct analysis of the information. All the commonly used modulation parameter estimation algorithms, such as higherorder cumulant and cyclic spectrum, etc. need very great operand amount and complex mathematical operations. This becomes the bottleneck of implementation of non-cooperative receiver FGPA. With the increase of PCIe bus throughput rate and FPGA processing capacity, it makes the realization of non-cooperative receiver hardware platform through the adoption of high speed signal processing architecture of FPGA + PC possible.