2017
DOI: 10.6113/jpe.2017.17.3.821
|View full text |Cite
|
Sign up to set email alerts
|

Digitally Controlled Single-inductor Multiple-output Synchronous DC-DC Boost Converter with Smooth Loop Handover Using 55 nm Process

Abstract: This paper reports on a single-inductor multiple-output step-up converter with digital control. A systematic analog-to-digital-controller design is explained. The number of digital blocks in the feedback path of the proposed converter has been decreased. The simpler digital pulse-width modulation (DPWM) architecture is then utilized to reduce the power consumption. This architecture has several advantages because counters and a complex digital design are not required. An initially designed unit-delay cell is a… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3

Citation Types

0
3
0

Year Published

2018
2018
2018
2018

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(3 citation statements)
references
References 18 publications
0
3
0
Order By: Relevance
“…However, ADCs, digital controllers and counters, error amplifiers, external memories, reference voltage sources, large filter capacitors, and higher inductances that can lower switching frequencies require a large area. To avoid so many blocks, [18] presents smooth loop handover (SLH) technique, solving the problems of close loop performance in digitally controlled SIMO converters.…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations
“…However, ADCs, digital controllers and counters, error amplifiers, external memories, reference voltage sources, large filter capacitors, and higher inductances that can lower switching frequencies require a large area. To avoid so many blocks, [18] presents smooth loop handover (SLH) technique, solving the problems of close loop performance in digitally controlled SIMO converters.…”
Section: Introductionmentioning
confidence: 99%
“…However, because of the use of a conventional delay cell in [18], the die area is very large. Also, the number of outputs of this architecture is limited up to two.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation