Digital hardware circuit using FPGA for speed control system of permanent magnet synchronous motor

Hanamoto, Tsuyoshi; Deriha, M.; Ikeda, Hidehiro; Tsuji, Teruo

doi:10.1109/icelmach.2008.4799962

Cited by 4 publications

(1 citation statement)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, it is not effective and efficient to tune controller parameters, because it takes several times, and it needs some procedures to tune the controller parameters. Hanamoto et al [24] proposed the use of FPGA-based digital hardware control for PMSM speed control. However, the speed response presented in this paper is without disturbance response.…”

Section: Dof Pi-p Controller Design Using Fritmentioning

confidence: 99%

Fictitious Reference Iterative Tuning-Based Two-Degrees-of-Freedom Method for Permanent Magnet Synchronous Motor Speed Control Using FPGA for a High-Frequency SiC MOSFET InverterMOSFET Inverter

Harahap¹,

Hanamoto²

2016

Applied Sciences

Self Cite

View full text Add to dashboard Cite

This paper proposes proportional-integral/proportional gain controller parameter tuning in a two-degrees-of-freedom (2DOF) control system using the fictitious reference iterative tuning (FRIT) method for permanent magnet synchronous motor (PMSM) speed control using a field-programmable gate array (FPGA) for a high-frequency SiC MOSFET (metal oxide semiconductor field-effect transistor) inverter. The PI-P (proportional-integral/proportional) controller parameters can be tuned using the FRIT method from one-shot experimental data without using a mathematical model of the plant. Particle swarm optimization is used for FRIT optimization. An inverter that uses a SiC MOSFET is presented to achieve high-frequency operation at up to100 kHz using a switching pulse-width modulation (PWM) technique. As a result, a high-responsivity and high-stability PMSM (permanent magnet synchronous motor) control system is achieved, where the speed response follows the ideal response characteristic for both the step response and the disturbance response. High-responsivity and optimal disturbance rejection can be achieved using the 2DOF control system. FPGA-based digital hardware control is used to maximize the switching frequency of the SiC MOSFET inverter. Finally, an experimental system is set up, and experimental results are presented to prove the viability of the proposed method.

show abstract

Section: Dof Pi-p Controller Design Using Fritmentioning

confidence: 99%