Designing and building embedded environment for robotic control application

Litayem, Nabil; Ghrissi, Meftah; Salem, Ahmed Karim Ben; Saoud, Slim Ben

doi:10.1109/iecon.2009.5415266

2009 35th Annual Conference of IEEE Industrial Electronics 2009

DOI: 10.1109/iecon.2009.5415266

|View full text |Cite

Designing and building embedded environment for robotic control application

Nabil Litayem

Meftah Ghrissi

Ahmed Karim Ben Salem

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2011

2023

Publication Types

Select...

Article2

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

(1 citation statement)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Papers on the matter describe simple control systems blocks or very specific applications (e.g. lookup tables, robotic controllers, industrial controllers) [12][13][14][15][16][17][18][19][20]. But when basic control systems blocks are combined together (e.g.…”

mentioning

confidence: 99%

FPGA automatic re-synchronisation for pipelined, floating point control systems applications

Apopei

Dodd

2011

Des Autom Embed Syst

View full text Add to dashboard Cite

One of the main challenges in Systems designs is the ability to integrate real time high fidelity models on suitable and feasible hardware platforms. Because of its inherited parallelism, FPGA (Field Programmable Gate Arrays) technology achieves sample rates which are typically faster than real time. This can be seen as the last line of defence against the increasing requirements given by high fidelity models. But as most of the FPGA applications are specialised and the FPGA toolsets do not support basic control systems blocks, designs are constructed and optimised manually. This leads to significant effort required in finding feasible hardware FPGA implementations. Therefore, the work in this paper describes how to automatically optimise the most time consuming process found in generic FPGA implementations: the optimisation of the pipelining process. This is constructed on a rigorous mathematical model and achieved using drag and drop floating point HDL (Hardware Description Language) control systems blocks, under System Generator, in Simulink.

show abstract

mentioning

confidence: 99%

FPGA automatic re-synchronisation for pipelined, floating point control systems applications

Apopei

Dodd

2011

Des Autom Embed Syst

View full text Add to dashboard Cite

show abstract

Survey of Linux Based Free Software Tools for Remote Learning of Electrical and Computer Engineering in a Post COVID-19 Era

Wajid,

Iqbal,

Jamil

et al. 2023

SSRN Journal

View full text Add to dashboard Cite

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Designing and building embedded environment for robotic control application

Cited by 2 publications

References 13 publications

FPGA automatic re-synchronisation for pipelined, floating point control systems applications

FPGA automatic re-synchronisation for pipelined, floating point control systems applications

Survey of Linux Based Free Software Tools for Remote Learning of Electrical and Computer Engineering in a Post COVID-19 Era

Contact Info

Product

Resources

About