2015
DOI: 10.17762/ijritcc2321-8169.150352
|View full text |Cite
|
Sign up to set email alerts
|

Design styles of Asymmetric nMOS and their Simulation

Abstract: Abstract-Scaling down of the MOSFET has been done extensively to meet the need for high speed devices. Symmetric MOSFET with LDD structure could not mitigate the short channel effects, as the device was scaled down to deep sub-micrometer regime. Asymmetric MOSFET design styles were thus adopted to achieve increased device speed. In this paper, two asymmetric MOSFETs are designed and simulated using device simulator (SILVACO) -one with LDD at drain side only and second with unequal junction depths.Keywords-shor… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 6 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?