Design Optimization of Photovoltaic Cell Stacking in a Triple-Well CMOS Process

Hong, G. H.; Han, Gunhee

doi:10.1109/ted.2020.2986536

Cited by 4 publications

(2 citation statements)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This is well within the capabilities of silicon technology where pn/pn junctions are regularly made with triple-well CMOS processes. Triple-well processes were already used to integrate solar harvesters into self-powered circuits [34], [35]. However, the goal of these efforts was not to develop tandem cells but to provide a harvester as add-on to the circuit.…”

Section: Manufacturabilitymentioning

confidence: 99%

“…However, the goal of these efforts was not to develop tandem cells but to provide a harvester as add-on to the circuit. Consequently, the dopant profiles were not necessarily ideal for efficient solar cells [34] and only the upper junction was used for a solar cell in single-junction configuration, whereas the underlying junction served to separate the cell from the circuitry [35].…”

Section: Manufacturabilitymentioning

confidence: 99%

See 1 more Smart Citation

A recalculation of the efficiency limit in crystalline Si/Si tandem solar cells

Haug

Ballif

2021

Solar Energy Materials and Solar Cells

View full text Add to dashboard Cite

We determine the limiting efficiency for monolithic tandem solar cells that employ crystalline silicon for the top-cell as well as for the bottom cell. In such a design, the top-cell extends over the region of very high generation rate that forms at the front of the device. Consequently, the design benefits from a high excess carrier density in the top-cell, resulting in a voltage in the tandem device that is more than twice the voltage of equally thick single junction solar cells. Considering Coulombenhanced Auger recombination coefficient, we find a maximum efficiency of 30.7% for a total device thickness of 500 µm wherein the top cell thickness amounts to 2.15 µm, representing gain of 1.1% (abs) with respect to the limiting efficiency of single junction devices.

show abstract

Section: Manufacturabilitymentioning

confidence: 99%

Section: Manufacturabilitymentioning

confidence: 99%

A recalculation of the efficiency limit in crystalline Si/Si tandem solar cells

Haug

Ballif

2021

Solar Energy Materials and Solar Cells

View full text Add to dashboard Cite

show abstract

Double-Ring Shaded-Contact Photovoltaic Cell Designed on Standard CMOS Process

Sugiura

Hiroki

Nakano

2023

IEEE Electron Device Lett.

View full text Add to dashboard Cite

Self-Powered Implantable CMOS Photovoltaic Cell With 18.6% Efficiency

Zhao

Parvizi

Ghannam

et al. 2023

IEEE Trans. Electron Devices

View full text Add to dashboard Cite

Harvesters for implantable medical applications need to generate enough energy to power their loads, but their efficiency is reduced when implanted under tissue. Conventional PV cell harvesters made with CMOS technology stack cells in series, which raises output voltage but lowers power conversion efficiency. Additionally, it is difficult to assess harvester performance prior to fabrication. To address these challenges, we developed a novel parallel PV cell configuration that fully utilizes all triple-well diodes and respond efficiently to near-infrared light. Using an optimized structure, the PV cells were fabricated through standard TSMC 65 nm CMOS technology, achieving an efficiency of 18.6%, open circuit voltage of 0.45 V, and short circuit current of 1.9 mA cm -2 . These results confirm the ability of the device to generate sufficient energy even when implanted beneath tissue. Multiphysics Finite Element Modelling (FEM) was used to optimize the stacking structure of the CMOS PV cell, and experimental results showed a successfully delivered power density of 1.2 mW cm -2 (single cell 1.04 mm 2 ) when placed 2 mm below porcine skin. Different array configurations of six PV cells were also experimentally studied using external wires switching, demonstrating the flexibility of the PV array in delivering different output energy for various implantable devices.

show abstract

Design Optimization of Photovoltaic Cell Stacking in a Triple-Well CMOS Process

Cited by 4 publications

References 12 publications

A recalculation of the efficiency limit in crystalline Si/Si tandem solar cells

A recalculation of the efficiency limit in crystalline Si/Si tandem solar cells

Double-Ring Shaded-Contact Photovoltaic Cell Designed on Standard CMOS Process

Self-Powered Implantable CMOS Photovoltaic Cell With 18.6% Efficiency

Contact Info

Product

Resources

About