Design of Robust Latch for Multiple-Node Upset (MNU) Mitigation in Nanoscale CMOS Technology

Abstract

Multiple-node upsets (MNUs) caused by charge sharing effects are dramatically increasing in advanced nanoscale digital latches. Consequently, the robust latches against MNU cases are increasingly important. Although some existing robust latches are designed to recover MNU cases, they incur significant hardware redundancy and more sensitive nodes due to only depending on multiple circuit instances (e.g., Celements (CEs)). In order to obtain a balance between high tolerance capability and low overheads, in this paper, we propose a novel radiation hardened latch (RHL) based on the polarity of the radiation-induced voltage pulse (positive or negative pulse). The proposed latch is capable of tolerating any possible single node upset (SNU) and MNU cases in all considered nodes while manifesting fewer transistors and sensitive nodes. The timing (transparent and hold) function and reliability are successfully verified by simulation in TSMC 65nm bulk CMOS process. In addition, the results of the cost comparison have illustrated that the proposed RHL latch has a moderate area and power dissipation, but provides significant benefit in terms of both delay and power-delay-area-product (PDAP) among the alternative latches. INDEX TERMS Multiple-node upsets (MNUs), charge sharing effects, radiation hardened, CMOS, latch.

Self-Recovery Tolerance Latch Design Based on the Radiation Mechanism

“…For example, the circuits in aerospace missions (radiation applications) are required to have smaller area, lower power consumption as well as higher reliability, while in modern Internet of Things (IoT) they favor smaller area and lower power consumption over reliability [19][20][21][22]. To evaluate the hardware overheads of each latch cell, some comprehensive metrics are utilized [23], [24]: β1 = Area / Sharing Charge (6) β2 = Delay / Sharing Charge (7) β3 = Power / Sharing Charge (8) β = PDAP / Sharing Charge. (9) Fig.…”

High radiation tolerant SOT-MRAM read peripheral circuit with fast data recovery

“…Therefore, due to the effects of charge sharing, a single particle may affect several sensitive nodes in a storage element at once [5]. This results in a single event multiple node upset (SEMNU) [6], which is the simultaneous disruption of multiple nodes. Therefore, improving the resilience of circuits and systems against SEU and SEMNU effects is crucial for the circuit designers.…”