2019
DOI: 10.1007/s00542-019-04582-1
|View full text |Cite
|
Sign up to set email alerts
|

Design of memristor based low power and highly reliable ReRAM cell

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
14
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 12 publications
(14 citation statements)
references
References 47 publications
0
14
0
Order By: Relevance
“…The experimental results show that after continuous reading, the offset of our structure output voltage is reduced to 78 mv. The impact of this level of offset on the final reading result is almost negligible, and it is significantly lower than the lowest offset (198 mv) of the three circuits in [18,21,27]. In terms of reading delay and power consumption, our circuit is significantly better than those in [18,27].…”
Section: Motivationmentioning
confidence: 77%
See 4 more Smart Citations
“…The experimental results show that after continuous reading, the offset of our structure output voltage is reduced to 78 mv. The impact of this level of offset on the final reading result is almost negligible, and it is significantly lower than the lowest offset (198 mv) of the three circuits in [18,21,27]. In terms of reading delay and power consumption, our circuit is significantly better than those in [18,27].…”
Section: Motivationmentioning
confidence: 77%
“…However, the problem of memristor state offset still exists when reading logic "0". The structure of High reliability read-write circuit based on memristor in [27] (hereinafter referred to as HRC) adds an auxiliary memristor. HRC uses MOS transistor and memristor to jointly control the read and write operations.…”
Section: Motivationmentioning
confidence: 99%
See 3 more Smart Citations