Design of In-Memory Computing Enabled SRAM Macro

Monga, Kanika; Behera, Sunit; Chaturvedi, Nitin Dutt; Gurunarayanan, S.

doi:10.1109/indicon56171.2022.10039958

Cited by 1 publication

(1 citation statement)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Spintronics technology [6][7][8] has allowed researchers to go beyond Moore's law [9] and has been pushing the limitations and challenges CMOS circuits face [10,11]. Non-volatile memory devices [12,13] are potential candidates for next-generation in-memory logic and computation applications [14,15] as they possess specific characteristics such as fast speed, CMOS scalability and compatibility, non-volatility, and less power consumption. STT-MRAM [16][17][18] and SOT-MRAM [16,[19][20][21][22], pillars of Spintronics, have been considered viable candidates for future data storage applications.…”

Section: Introductionmentioning

confidence: 99%

Comparative performance evaluation of voltage gate-spin orbit torque MTJ-based digital logic circuits with 45 nm CMOS technology

Jangra,

Duhan

2024

Eng. Res. Express

View full text Add to dashboard Cite

The development of advanced logic systems relies on low-power, compact devices with incredibly fast computational speeds. Voltage gate Spin Orbit Torque Magnetic Tunnel Junction has emerged as a prominent solution, meeting these requirements and playing a crucial role in design of digital circuits. This paper concentrates on the design, implementation, and performance evaluation of gates (AND, OR, XOR) and combinational circuits (2*1 Mux, subtractor, and adder) based on VgSOT MTJ. The performance characteristics of these circuits have been evaluated, and comprehensive comparisons have been made with conventional 45nm CMOS and SOT/STT-based circuit designs. In this paper, based on the latency performance analysis, it has been established that the logic gates and combinational circuits utilizing VgSOT exhibit superior performance of approximately 96%, as compared to CMOS counterparts. Similarly, latency performance improvement of 44% and 75%, respectively is seen for VgSOT-based logic gates and combinational circuits over SOT and STT-based circuits. Analysis of power consumption in VgSOT-based logic gates has revealed remarkable power efficiency of ~98% over both CMOS-based and SOT/STT-based circuit’s implementations. The implementation of VgSOT MTJ-based design brings about notable improvements in the performance of different logic designs.

show abstract