Design of Approximate Dividers for Error Tolerant Applications

Reddy, K. Manikantta; Vasantha, M. H.; Kumar, Yogesh; Dwivedi, Devesh

doi:10.1109/mwscas.2018.8623909

Cited by 11 publications

(2 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Table 5: Maximum % Error For Existing and Proposed Approximate Subtractors TYPE % OF ERROR AppS [15] -662.06 LOA [13] -193.22 AXS1 [12] 206.89 AXS2 [12] 148.83 AXS3 [12] 206.68 AXSC1 [14] -332.20 AXSC2 [14] 227.11 AXSC3 [14] 99.21 APSC4 [8] -108.47 APSC5 [8] -223.72 APSC6 [8] 220.29 APSC7 [8] - The percentage of errors in the circuits mentioned in table 4 is limited to that particular case. Many more instances must be reviewed to determine a circuit's maximum and minimum percentage of error using standard metrics.…”

Section: Examplesmentioning

confidence: 99%

See 1 more Smart Citation

A new Hardware Efficient Approximate Subtractors for Error Tolerant Applications

Sariki,

Jammu,

Battula

et al. 2023

Preprint

View full text Add to dashboard Cite

As technology advances, humans will have more opportunities to build designs that are more efficient and are capable of dealing with future challenges. Approximate computing is one such trend in the design of Very Large Scale Integration (VLSI) systems. This strategy is employed in cases where the design’s performance is critical and it is especially useful for energy-efficient designs. There are different subtractors proposed in various papers, these designs are brought together to analyze the strategies and find out the drawbacks of the existing subtractors. This helps in designing a new set of subtractors to overcome these drawbacks. This paper proposes four possible approximate subtractor designs, each with its own set of capabilities. These designs are simulated and the results are then analyzed to assess the circuit’s efficiency. According to the results of the evaluation, the proposed subtractors are substantially more efficient than the exact and the existing subtractors. A new Efficient Approximate Subtractors The first two proposed subtractor designs are utilized as circuits with high energy efficiency, and comes under the hardware efficient circuits. Whereas the remaining designs prioritize in precision and delay factors, out of which a completely accurate subtractor has been proposed. These designs can be utilized for a variety of applications under logical circuits’ arithmetic operations, as well as for numerous error-tolerant applications. Overall, this paper proposes a comprehensive set of subtractors.

show abstract

Section: Examplesmentioning

confidence: 99%

“…As a result, the subtractor is the most important component in the design. This may also make headway in creating a division circuit by using approximate subtractors [12]. As a result, the proposed circuit has a bright future ahead of it and will make a significant contribution to a variety of applications.…”

Section: Introductionmentioning

confidence: 96%